Skip to content

Pull requests: chipsalliance/Cores-VeeR-EL2

Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Assignee
Filter by who’s assigned
Sort

Pull requests list

resize iccm ecc signals
#204 opened Jul 5, 2024 by wsipak Loading…
remove verible formatter
#203 opened Jul 5, 2024 by wsipak Loading…
WIP: Extend coverage tests
#200 opened Jul 3, 2024 by kiryk Draft
tools/riscv-dv: add more PMP tests
#199 opened Jul 2, 2024 by fkokosinski Loading…
Render docs in Github Pages
#198 opened Jul 1, 2024 by jbylicki Loading…
Test instruction buffer debug override
#195 opened Jun 27, 2024 by koblonczek Loading…
Prepare for user mode tests
#192 opened Jun 18, 2024 by kiryk Loading…
add a test for user mode
#185 opened Jun 11, 2024 by wsipak Loading…
Add JTAG type as a configurable parameter
#152 opened Dec 14, 2023 by robertszczepanski Loading…
Remove VERILATOR ifdefs, use updated Verilator
#60 opened Feb 20, 2023 by mkurc-ant Loading…
Allow injecting user synchronization modules
#56 opened Feb 15, 2023 by mkurc-ant Loading…
Adds value parsing to text_in_iccm argument
#53 opened Feb 14, 2023 by JohannesKutning Loading…
FuseSoC and Github Linter Action
#4 opened Jun 17, 2020 by wallento Loading…
ProTip! What’s not been updated in a month: updated:<2024-06-05.