A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
-
Updated
Jul 6, 2024 - Verilog
Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. A number of companies are offering or have announced RISC-V hardware, open source operating systems with RISC-V support are available and the instruction set is supported in several popular software toolchains.
Notable features of the RISC-V ISA include a load–store architecture, bit patterns to simplify the multiplexers in a CPU, IEEE 754 floating-point, a design that is architecturally neutral, and placing most-significant bits at a fixed location to speed sign extension. The instruction set is designed for a wide range of uses. The base instruction set has a fixed length of 32-bit naturally aligned instructions, and the ISA supports variable length extensions where each instruction could be an any number of 16-bit parcels in length. Subsets support small embedded systems, personal computers, supercomputers with vector processors, and warehouse-scale 19 inch rack-mounted parallel computers.
A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
The fastest RISC-V sandbox
🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independent VHDL.
RISC-V Linux SoC, marchID: 0x2b
ncnn is a high-performance neural network inference framework optimized for the mobile platform
✔️Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.
VeeR EL2 Core
phoeniX RISC-V Processor
Capstone disassembly/disassembler framework for ARM, ARM64 (ARMv8), Alpha, BPF, Ethereum VM, HPPA, LoongArch, M68K, M680X, Mips, MOS65XX, PPC, RISC-V(rv32G/rv64G), SH, Sparc, SystemZ, TMS320C64X, TriCore, Webassembly, XCore and X86.
A self-hosting and educational C optimizing compiler
Nuclei: development platform for PlatformIO