Skip to content

Pull requests: llvm/circt

New pull request New
148 Open 5,591 Closed
148 Open 5,591 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[PyCDE][Handshake] Add bindings for Handshake functions Handshake PyCDE Python CIRCT Design Entry API
#7849 opened Nov 19, 2024 by teqdruid • Draft
[RTG] Add set type and operations RTG Involving the `rtg` dialect
#7848 opened Nov 19, 2024 by maerhart Loading…
2
Bump LLVM to 3cc852ece438a63e7b09d1c84a81d21598454e1a.
#7847 opened Nov 19, 2024 by mikeurbach Loading…
3
[Handshake][Python] Add Python bindings for Handshake Handshake Python Python bindings
#7846 opened Nov 19, 2024 by teqdruid Loading…
1
[HWToBTOR2] Fix crashes on initial value corner cases
#7844 opened Nov 19, 2024 by TaoBi22 Loading…
2
[ExternalizeRegisters][NFC] Clean up initial value fetching
#7843 opened Nov 19, 2024 by TaoBi22 Loading…
2
[HWToBTOR2] Fix slice lowering argument meanings
#7842 opened Nov 19, 2024 by TaoBi22 Loading…
1
[SeqToSV] Do not use always_ff for compreg with initializer Seq Involving the `seq` dialect Verilog/SystemVerilog Involving a Verilog dialect
#7838 opened Nov 19, 2024 by fzi-hielscher Loading…
[firtool] Run LowerFormalToHW pass when emitting SV FIRRTL Involving the `firrtl` dialect verif
#7837 opened Nov 19, 2024 by fabianschuiki Loading…
[FIRRTL] Lower firrtl.formal to verif.formal FIRRTL Involving the `firrtl` dialect
#7836 opened Nov 19, 2024 by fabianschuiki Loading…
[Ibis] Rename to 'Kanagawa' Kanagawa
#7832 opened Nov 18, 2024 by teqdruid Loading…
1
[ImportVerilog]: Create variables for function arguments ImportVerilog Moore
#7829 opened Nov 16, 2024 by Max-astro Loading…
1
11
[ImportVerilog] Bump slang
#7792 opened Nov 10, 2024 by hovind • Draft
18
[ImportVerilog] add stream concat operation Moore
#7784 opened Nov 8, 2024 by chenbo-again Loading…
25
[FIRRTL] infer more return types in asm format FIRRTL Involving the `firrtl` dialect
#7781 opened Nov 7, 2024 by youngar • Draft
2
[Draft] [OpLib] Create a Dialect for Representing Operator Libraries
#7771 opened Nov 4, 2024 by andrewb1999 • Draft
1
Use getDiscardableAttr to access discardable attributes
#7761 opened Nov 1, 2024 by rwy7 Loading…
[FIRRTL] Add a new FIRRTL annotation to specify type lowering behavior of module body
#7751 opened Oct 30, 2024 by uenoku Loading…
2
RFC: [AIG] Add an AIG dialect and circt-synth
#7717 opened Oct 20, 2024 by uenoku • Draft
95
[SCFToCalyx] If op with sequential condition Calyx The Calyx dialect
#7687 opened Oct 9, 2024 by jiahanxie353 Loading…
20
[RFC][Sim] Add triggered simulation procedures
#7676 opened Oct 8, 2024 by fzi-hielscher Loading…
6
SCF IndexSwitch to nested If-Else
#7670 opened Oct 6, 2024 by jiahanxie353 Loading…
14
[FIRRTL][CAPI] Add documentation
#7668 opened Oct 5, 2024 by SpriteOvO Loading…
2
[HWToSMT] ArrayCreateOp and ArrayGetOp support
#7666 opened Oct 4, 2024 by maerhart Loading…
1
5
[Not-for-commit] Demonstrate Yosys integration
#7663 opened Oct 4, 2024 by uenoku • Draft
ProTip! Updated in the last three days: updated:>2024-11-17.