-
Notifications
You must be signed in to change notification settings - Fork 8
Issues: cdkersey/chdl
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
How do you generate the nice logic circuit diagrams.. and do the developers frequent freeside?
#16
opened Dec 2, 2017 by
anderson314159
Harmonica2 verilog generates "wire release;" which causes error in tool chains
#12
opened Jun 21, 2016 by
ramyadhadidi
tri-state merge seems to always increase the number of nodes, sometimes substantially.
#7
opened Oct 23, 2014 by
cdkersey
ProTip!
Follow long discussions with comments:>50.