Machine learning on FPGAs using HLS
-
Updated
Jul 9, 2024 - C++
Machine learning on FPGAs using HLS
A flexible and scalable development platform for modern FPGA projects.
The PWM (Pulse Width Modulation) Generator creates a PWM signal to control PWM-driven devices. It allows configurable clock and PWM frequencies via generics. The duty cycle, input as a 7-bit signal, adjusts the proportion of time the signal is high.
Build Customized FPGA Implementations for Vivado
Project is a high-precision chronometer using VHDL, intended for implementation on an FPGA. The chronometer is designed to operate with nanosecond (ns) precision and is capable of accurately measuring elapsed time in milliseconds, seconds, and minutes. The design has been tested using a VHDL test bench and verified with the XSim extensively.
A digital safe designed in Vivado, which has a 4 digit decimal password, and is implemented on PYNQ-Z2 board and RPI-Logic board
Hardware accelerated Julia set explorer running on Ultra96
Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
An abstraction library for interfacing EDA tools
Filters and displays an image loaded into ROM through a VGA
I am trying to develop my skills through daily practice and consistency.
HDL support for VS Code
Add a description, image, and links to the vivado topic page so that developers can more easily learn about it.
To associate your repository with the vivado topic, visit your repo's landing page and select "manage topics."