Skip to content
View htmos6's full-sized avatar
  • United Kingdom
  • 22:45 (UTC +03:00)
  • LinkedIn in/htmos6

Block or report htmos6

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. SerialX-UART500 SerialX-UART500 Public

    Explore our VHDL implementations of UART Receiver and Transmitter modules for FPGA-based systems. These modules ensure high reliability and accuracy in serial communication, featuring configurable …

    VHDL

  2. Virtual-Machine Virtual-Machine Public

    Implementation of an LC3 Virtual Machine with a Simple Operating System (OS) that Executes Assembly Language Programs.

    C++

  3. ARM-Pipelined-Processor-With-Branch-Predictor ARM-Pipelined-Processor-With-Branch-Predictor Public

    A 32-bit ARM Pipelined Processor Implementation in Verilog HDL along with Forwarding, Hazard Detection, Handling and a Branch Predictor.

    Verilog

  4. Light-Based-LED-Driver Light-Based-LED-Driver Public

    TSL 2561 light sensor based LED and LCD 5110 driver implementations with Tiva TM4C123 board.

    Assembly

  5. Swiss-Stopwatch Swiss-Stopwatch Public

    Project is a high-precision chronometer using VHDL, intended for implementation on an FPGA. The chronometer is designed to operate with nanosecond (ns) precision and is capable of accurately measur…

    VHDL

  6. LoRaWAN LoRaWAN Public

    LoRaWAN end-node implementation with .NET and C#

    C# 1