- United Kingdom
-
22:01
(UTC +03:00) - in/htmos6
Block or Report
Block or report htmos6
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePinned Loading
-
Virtual-Machine
Virtual-Machine PublicImplementation of an LC3 Virtual Machine with a Simple Operating System (OS) that Executes Assembly Language Programs.
C++
-
SerialX-UART500
SerialX-UART500 PublicExplore our VHDL implementations of UART Receiver and Transmitter modules for FPGA-based systems. These modules ensure high reliability and accuracy in serial communication, featuring configurable …
VHDL
-
Maze-Hanoi-Determinant-Calc-BST-HT
Maze-Hanoi-Determinant-Calc-BST-HT PublicImplemented Solvers for Hanoi and Maze Games, Alongside a Determinant Calculator that utilizes from Binary Search Tree (BST) and Hash Table (HT).
C++
-
Swiss-Stopwatch
Swiss-Stopwatch PublicProject is a high-precision chronometer using VHDL, intended for implementation on an FPGA. The chronometer is designed to operate with nanosecond (ns) precision and is capable of accurately measur…
VHDL
-
Light-Based-LED-Driver
Light-Based-LED-Driver PublicTSL 2561 light sensor based LED and LCD 5110 driver implementations with Tiva TM4C123 board.
Assembly
-
ARM-Pipelined-Processor-With-Branch-Predictor
ARM-Pipelined-Processor-With-Branch-Predictor PublicA 32-bit ARM Pipelined Processor Implementation in Verilog HDL along with Forwarding, Hazard Detection, Handling and a Branch Predictor.
Verilog
If the problem persists, check the GitHub status page or contact support.