#

open-timer

Here is 1 public repository matching this topic...

shobhit-mittra / STA-Review

This project is a part of the report for my 7th semester program elective (EC-4143 VLSI-CAD).

analysis tcl eda verilog static-timing-analysis prime-time open-timer

Updated Jan 11, 2024
Tcl

Improve this page

Add a description, image, and links to the open-timer topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the open-timer topic, visit your repo's landing page and select "manage topics."