make --define work also for verilog preprocessor macros.

[Blebowski]

Insert macros from --define option also to Verilog processor.

Do not de-initialize the macro table after single Verilog file is pre-processed.
This matches Verilog style behavior where all files compiled via single invocation
of tool are considered as single compilation unit.