Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

extended irq test #31

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

extended irq test #31

wants to merge 1 commit into from

Conversation

suppamax
Copy link

Signed-off-by: Massimiliano Giacometti [email protected]

See issue #23

Signed-off-by: Massimiliano Giacometti <[email protected]>
@RTimothyEdwards RTimothyEdwards added flow Changes to Makefile and process flow simulation Verilog testbenches and simulation labels Oct 4, 2022
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
flow Changes to Makefile and process flow simulation Verilog testbenches and simulation
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants