Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Bump T1 dependencies #647

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Conversation

Avimitin
Copy link
Contributor

Updated: nix/t1/_sources/generated.json
nix/t1/_sources/generated.nix

@Avimitin
Copy link
Contributor Author

Invalid chisel bumping:

2024-06-21T22:39:45.1799639Z building '/nix/store/1x63wvgmbi0zqkaqg6xbhbqj0as0lqdn-t1-ipemu-blastoise-elaborate.drv'...
2024-06-21T22:39:48.7607926Z t1-ipemu-blastoise-elaborate> [warn] t1/src/T1.scala 819:26: [W004] Dynamic index with width 7 is too wide for Vec of size 16 (expected index width 4).
2024-06-21T22:39:48.7609918Z t1-ipemu-blastoise-elaborate> [warn] t1/src/T1.scala 1022:42: [W002] Dynamic index with width 10 is too large for extractee of width 512
2024-06-21T22:39:48.7611367Z t1-ipemu-blastoise-elaborate> [warn] There were 2 warning(s) during hardware elaboration.
2024-06-21T22:39:48.7637088Z t1-ipemu-blastoise-elaborate> java.lang.reflect.InvocationTargetException
2024-06-21T22:39:48.7638049Z t1-ipemu-blastoise-elaborate>   at ... ()
2024-06-21T22:39:48.7639222Z t1-ipemu-blastoise-elaborate>   at org.chipsalliance.t1.ipemu.TestBench.$anonfun$dut$3(TestBench.scala:33)
2024-06-21T22:39:48.7640512Z t1-ipemu-blastoise-elaborate>   at chisel3.Module$.evaluate(Module.scala:94)
2024-06-21T22:39:48.7641856Z t1-ipemu-blastoise-elaborate>   at chisel3.Module$.do_apply(Module.scala:37)
2024-06-21T22:39:48.7643197Z t1-ipemu-blastoise-elaborate>   at org.chipsalliance.t1.ipemu.TestBench.$anonfun$dut$2(TestBench.scala:33)
2024-06-21T22:39:48.7644530Z t1-ipemu-blastoise-elaborate>   at chisel3.withClockAndReset$.apply(MultiClock.scala:35)
2024-06-21T22:39:48.7645736Z t1-ipemu-blastoise-elaborate>   at chisel3.withClockAndReset$.apply(MultiClock.scala:18)
2024-06-21T22:39:48.7647054Z t1-ipemu-blastoise-elaborate>   at org.chipsalliance.t1.ipemu.TestBench.$anonfun$dut$1(TestBench.scala:33)
2024-06-21T22:39:48.7648603Z t1-ipemu-blastoise-elaborate>   at chisel3.internal.plugin.package$.autoNameRecursively(package.scala:33)
2024-06-21T22:39:48.7649193Z t1-ipemu-blastoise-elaborate>   at org.chipsalliance.t1.ipemu.TestBench.<init>(TestBench.scala:33)
2024-06-21T22:39:48.7649773Z t1-ipemu-blastoise-elaborate>   at org.chipsalliance.t1.elaborator.Main$.$anonfun$ipemu$1(Main.scala:81)
2024-06-21T22:39:48.7650264Z t1-ipemu-blastoise-elaborate>   at chisel3.Module$.evaluate(Module.scala:94)
2024-06-21T22:39:48.7650682Z t1-ipemu-blastoise-elaborate>   at chisel3.Module$.do_apply(Module.scala:37)
2024-06-21T22:39:48.7651187Z t1-ipemu-blastoise-elaborate>   at chisel3.stage.phases.Elaborate.$anonfun$transform$2(Elaborate.scala:53)
2024-06-21T22:39:48.7651744Z t1-ipemu-blastoise-elaborate>   at chisel3.internal.Builder$.$anonfun$buildImpl$1(Builder.scala:1063)
2024-06-21T22:39:48.7652288Z t1-ipemu-blastoise-elaborate>   at scala.util.DynamicVariable.withValue(DynamicVariable.scala:59)
2024-06-21T22:39:48.7652845Z t1-ipemu-blastoise-elaborate>   at chisel3.internal.Builder$.buildImpl(Builder.scala:1053)
2024-06-21T22:39:48.7653356Z t1-ipemu-blastoise-elaborate>   at chisel3.internal.Builder$.$anonfun$build$1(Builder.scala:1045)
2024-06-21T22:39:48.7653849Z t1-ipemu-blastoise-elaborate>   at logger.Logger$.$anonfun$makeScope$4(Logger.scala:148)
2024-06-21T22:39:48.7654421Z t1-ipemu-blastoise-elaborate>   at scala.util.DynamicVariable.withValue(DynamicVariable.scala:59)
2024-06-21T22:39:48.7654901Z t1-ipemu-blastoise-elaborate>   at logger.Logger$.makeScope(Logger.scala:146)
2024-06-21T22:39:48.7655315Z t1-ipemu-blastoise-elaborate>   at logger.Logger$.makeScope(Logger.scala:133)
2024-06-21T22:39:48.7655643Z t1-ipemu-blastoise-elaborate>   at ... ()
2024-06-21T22:39:48.7656183Z t1-ipemu-blastoise-elaborate>   at ... (Stack trace trimmed to user code only. Rerun with --full-stacktrace to see the full stack trace)
2024-06-21T22:39:48.7657319Z t1-ipemu-blastoise-elaborate> Caused by: chisel3.package$ChiselException: Connection between left (Lane.slotControl_?[0]: Wire[InstructionControlRecord]) and source (Lane.slotControl_?: Wire[InstructionControlRecord]) failed @.vrfWriteMask: Locally unclear whether Left or Right (both internal)
2024-06-21T22:39:48.7658353Z t1-ipemu-blastoise-elaborate>   at chisel3.internal.throwException$.apply(Error.scala:237)
2024-06-21T22:39:48.7658817Z t1-ipemu-blastoise-elaborate>   at chisel3.Data.bulkConnect(Data.scala:522)
2024-06-21T22:39:48.7659262Z t1-ipemu-blastoise-elaborate>   at chisel3.Data.$anonfun$$less$greater$1(Data.scala:777)
2024-06-21T22:39:48.7659791Z t1-ipemu-blastoise-elaborate>   at scala.runtime.java8.JFunction0$mcV$sp.apply(JFunction0$mcV$sp.scala:18)
2024-06-21T22:39:48.7660310Z t1-ipemu-blastoise-elaborate>   at chisel3.experimental.prefix$.apply(prefix.scala:33)
2024-06-21T22:39:48.7660751Z t1-ipemu-blastoise-elaborate>   at chisel3.Data.$less$greater(Data.scala:777)
2024-06-21T22:39:48.7661279Z t1-ipemu-blastoise-elaborate>   at chisel3.VecInit$.$anonfun$getConnectOpFromDirectionality$3(Aggregate.scala:650)
2024-06-21T22:39:48.7661910Z t1-ipemu-blastoise-elaborate>   at chisel3.VecInit$.$anonfun$getConnectOpFromDirectionality$3$adapted(Aggregate.scala:650)
2024-06-21T22:39:48.7662471Z t1-ipemu-blastoise-elaborate>   at chisel3.VecInit$.$anonfun$do_apply$5(Aggregate.scala:683)
2024-06-21T22:39:48.7663030Z t1-ipemu-blastoise-elaborate>   at chisel3.VecInit$.$anonfun$do_apply$5$adapted(Aggregate.scala:682)
2024-06-21T22:39:48.7663633Z t1-ipemu-blastoise-elaborate>   at scala.collection.immutable.Vector.foreach(Vector.scala:2124)
2024-06-21T22:39:48.7664121Z t1-ipemu-blastoise-elaborate>   at chisel3.VecInit$.do_apply(Aggregate.scala:682)
2024-06-21T22:39:48.7664632Z t1-ipemu-blastoise-elaborate>   at org.chipsalliance.t1.rtl.Lane.$anonfun$slotControl$2(Lane.scala:402)
2024-06-21T22:39:48.7665148Z t1-ipemu-blastoise-elaborate>   at chisel3.experimental.prefix$.apply(prefix.scala:50)
2024-06-21T22:39:48.7665688Z t1-ipemu-blastoise-elaborate>   at org.chipsalliance.t1.rtl.Lane.$anonfun$slotControl$1(Lane.scala:401)
2024-06-21T22:39:48.7666260Z t1-ipemu-blastoise-elaborate>   at chisel3.internal.plugin.package$.autoNameRecursively(package.scala:33)

@Avimitin Avimitin closed this Jun 22, 2024
@sequencer
Copy link
Member

link to chipsalliance/chisel#4204

@sequencer
Copy link
Member

sequencer commented Jun 22, 2024

Try patch chipsalliance/chisel#4205

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants