Skip to content

Pull requests: chipsalliance/riscv-dv

New pull request New
12 Open 628 Closed
12 Open 628 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

updated for python 3.12
#985 opened Jul 9, 2024 by 5hayanB Loading…
allow specifying privilege modes for simulation
#984 opened Jun 28, 2024 by wsipak • Draft
Fix gen_callback
#983 opened Jun 20, 2024 by HuashuQ Loading…
Fix isa and mabi argument handling
#980 opened May 28, 2024 by koblonczek Loading…
1
Fix XLEN assumption in riscv_instr_pkg
#925 opened Feb 17, 2023 by dpetrisko Loading…
2
Add new extensions Zcb, Zfh, Zbkb, partial Zfa
#921 opened Jan 30, 2023 by JJ-Gaisler Loading…
9
There is a bug in the instruction function coverage. The store rs1 an…
#920 opened Jan 4, 2023 by Aaron-LI-777 Loading…
1
Added parallelism to euvm port
#917 opened Nov 30, 2022 by puneet Loading…
Update metrics-regress.yml
#909 opened Nov 9, 2022 by pradheepkaliraj • Draft
5
for issue 807 modify the logic
#894 opened Aug 24, 2022 by mukesh891 Loading…
1
[PyFlow] Update B extension source files for PyFlow
#855 opened Mar 30, 2022 by aneels3 Loading…
1
[PyFlow] Add support for privilege modes
#854 opened Mar 3, 2022 by aneels3 Loading…
5
ProTip! Add no:assignee to see everything that’s not assigned.