-
Notifications
You must be signed in to change notification settings - Fork 576
Issues: chipsalliance/chisel
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Please make some classes in simulator package public for simulator customization.
#4240
opened Jul 2, 2024 by
zhutmost
asUInt packing inconsistent for Bundles with type parameters
bug
#4223
opened Jun 27, 2024 by
maxbjurling
Chisel chokes on using elements of an unbound Aggregate as elements of a Record
#4215
opened Jun 24, 2024 by
jackkoenig
Module initialization test fails with ChiselSim while worked on chiseltest
#4214
opened Jun 24, 2024 by
carlosedp
[ChiselSim] ChiselEnum does not provide peek/poke methods and user-friendly API
#4208
opened Jun 23, 2024 by
carlosedp
ChiselSim tests runs orders of magnitude slower than chiseltest
#4207
opened Jun 21, 2024 by
carlosedp
Incorrect direction for mixed specified and unspecified directionality
#4204
opened Jun 21, 2024 by
jackkoenig
ChiselSim improvements to close the gap to chiseltest
#4203
opened Jun 21, 2024 by
carlosedp
6 tasks
Modules with
chisel3.experimental.Analog
ports generate error using ChiselSim
bug
#4202
opened Jun 21, 2024 by
carlosedp
It would be nice if ProbeValues of Literals would automatically expand widths
#4174
opened Jun 13, 2024 by
jackkoenig
Probes should print more information about why types are non-equivalent
#4173
opened Jun 13, 2024 by
jackkoenig
Source line + carat for errors should work for Scala CLI Example
#4172
opened Jun 13, 2024 by
jackkoenig
Calling .asUInt on a Bool returns the Bool itself (rather than a true UInt)
#4163
opened Jun 11, 2024 by
jackkoenig
Calling .pad on Bool results in requirement failure with no explanation
#4162
opened Jun 11, 2024 by
jackkoenig
Boring to a FlatIO Port does not properly terminate at the port -- descends into the module
#4155
opened Jun 7, 2024 by
mwachs5
Provide suggestName to Queue(and other Chisel Library Moduels)
#4055
opened May 5, 2024 by
sequencer
Hard to obtain needed context to build IR for referencing results of
FirrtlMemory
#4022
opened Apr 22, 2024 by
SpriteOvO
Pass Chisel information to firtool to generate debug information for the Tywaves project
#4015
opened Apr 19, 2024 by
rameloni
2 of 4 tasks
Previous Next
ProTip!
Type g p on any issue or pull request to go back to the pull request listing page.