Tie off undriven signals

chipsalliance · Mar 9, 2020 · 2b2462a · 2b2462a
1 parent bbfc899
commit 2b2462a
Show file tree

Hide file tree

Showing 2 changed files with 3 additions and 2 deletions.
diff --git a/rtl/axi_uart_wrapper.v b/rtl/axi_uart_wrapper.v
@@ -71,7 +71,6 @@ module axi_uart_wrapper
    wire 		      psel;
    wire 		      penable;
    wire 		      pready;
-   wire 		      pslverr;
 
    wire [7:0] 		      wb_rdt;
 
@@ -143,7 +142,7 @@ module axi_uart_wrapper
       .PWDATA     (pwdata      ),
       .PRDATA     ({24'd0,wb_rdt}),
       .PREADY     (pready      ),
-      .PSLVERR    (pslverr     ));
+      .PSLVERR    (1'b0        ));
 
    wire 		      wb_ack;
    assign pready = !penable | wb_ack;

diff --git a/rtl/swervolf_nexys.v b/rtl/swervolf_nexys.v
@@ -81,6 +81,8 @@ module swervolf_nexys_a7
    assign cpu.w_user = 1'b0;
    assign cpu.b_user = 1'b0;
    assign cpu.r_user = 1'b0;
+   assign mem.b_user = 1'b0;
+   assign mem.r_user = 1'b0;
 
    axi_cdc
      #(.AXI_USER_WIDTH (1),