This is a Single Cycle processor running the RV32I implementation, hence a 32-bit CPU, written in SystemVerilog.
-
Updated
Dec 24, 2023 - SystemVerilog
This is a Single Cycle processor running the RV32I implementation, hence a 32-bit CPU, written in SystemVerilog.
Add a description, image, and links to the risc-v-single-cycle-processor topic page so that developers can more easily learn about it.
To associate your repository with the risc-v-single-cycle-processor topic, visit your repo's landing page and select "manage topics."