#
efabless
Here are 6 public repositories matching this topic...
Creating this repo to document the learnings from the workshop Advanced Physical Design using OpenLANE/SKY130 conducted by VSD
-
Updated
Aug 7, 2022
8 bit RISC Processor for SKY 130nm process
-
Updated
Jun 17, 2024 - Verilog
Improve this page
Add a description, image, and links to the efabless topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the efabless topic, visit your repo's landing page and select "manage topics."