This repository has been archived by the owner on Jul 16, 2022. It is now read-only.

tlp19 / InstrArch-CW-CPU Public archive

forked from neeldug/elec50010-2020-cpu-cw

Notifications You must be signed in to change notification settings
Fork 0
Star 0

Year 2 Instruct. Arch. and Compilers CW1 - Designing a CPU in Verilog

0 stars 1 fork Branches Tags Activity

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 356 Commits
.github/workflows		.github/workflows
docs		docs
rtl		rtl
test		test
.gitignore		.gitignore
Dockerfile		Dockerfile
README.md		README.md
cpu_report.pdf		cpu_report.pdf

Repository files navigation

Intruction Architectures and Compilers CW1 - CPU

For this project, we designed a CPU in Verilog and implemented a suite of tests to evaluate its capabilities.

About

Year 2 Instruct. Arch. and Compilers CW1 - Designing a CPU in Verilog

Report repository

Languages

Verilog 58.8%
Assembly 13.1%
C 11.3%
Makefile 9.0%
Shell 6.4%
Dockerfile 1.4%