Skip to content
View surbhika-rastogi's full-sized avatar

Block or report surbhika-rastogi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. sur.github.io sur.github.io Public

  2. Image-Editor-App Image-Editor-App Public

    This is a an image enhancement tool with some basic features added to modify different parameters of an image. The algorithm that is used to define the functionality of this tool came out from the …

    Python

  3. Document-scanner Document-scanner Public

    Jupyter Notebook

  4. Carpinelli-Simple-CPU-using-VHDL Carpinelli-Simple-CPU-using-VHDL Public

    It is a simple 16-bit CPU implementation. Databus, accumulator and data register are 16 bits long. Address lines are 8 bits. So it can address 2^8 = 256 memory locations with 16-bits each (means 51…

    VHDL

  5. SequenceDetector101-iverilog SequenceDetector101-iverilog Public

    Verilog

  6. SelfCheckingHardware SelfCheckingHardware Public

    VHDL