Skip to content

Commit

Permalink
add mega 138k chip information
Browse files Browse the repository at this point in the history
  • Loading branch information
wonderfullook committed Jun 29, 2023
1 parent b61d61d commit 3debb9a
Showing 1 changed file with 90 additions and 0 deletions.
90 changes: 90 additions & 0 deletions docs/hardware/zh/tang/tang-mega-138k/mega-138k.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,90 @@
---
title: Tang Mega 20K
keywords: FPGA, Tang, Mega, 20K
update:
- date: 2023-06-29
version: v0.1
author: wonder
content:
- 新建文档
---


## 芯片参数

<table>
<tbody>
<tr>
<td>型号</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td>逻辑单元(LUT4)</td>
<td>138,240</td>
</tr>
<tr>
<td>寄存器(REG)</td>
<td>138,240</td>
</tr>
<tr>
<td>分布式静态随机存储器SSRAM(Kbits)</td>
<td>1,080</td>
</tr>
<tr>
<td>块状静态随机存储器BSRAM(Kbits)</td>
<td>6,120</td>
</tr>
<tr>
<td>块状静态随机存储器数目BSRAM(个)</td>
<td>340</td>
</tr>
<tr>
<td>DSP</td>
<td>298</td>
</tr>
<tr>
<td>最多锁相环(PLLs)</td>
<td>12</td>
</tr>
<tr>
<td>全局时钟</td>
<td>16</td>
</tr>
<tr>
<td>高速时钟</td>
<td>24</td>
</tr>
<tr>
<td>Transceivers</td>
<td>8</td>
</tr>
<tr>
<td>Transceivers 速率</td>
<td>270Mbps-12.5Gbps</td>
</tr>
<tr>
<td>PCIE 硬核</td>
<td>1,<br>x1, x2, x4, x8 PCIe 2.0</td>
</tr>
<tr>
<td>LVDS (Gbps)</td>
<td>1.25</td>
</tr>
<tr>
<td>DDR3 (Mbps)</td>
<td>1,333</td>
</tr>
<tr>
<td>MIPI D-PHY硬核</td>
<td>2.5Gbps(RX),<br>8个数据通道,<br>2个时钟通道</td>
</tr>
<tr>
<td>硬核处理器</td>
<td>RiscV AE350_SOC</td>
</tr>
<tr>
<td>ADC</td>
<td>2</td>
</tr>
</tbody>
</table>

0 comments on commit 3debb9a

Please sign in to comment.