Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Expand description of registers and their uses #76

Open
wants to merge 3 commits into
base: main
Choose a base branch
from

Conversation

scotws
Copy link
Contributor

@scotws scotws commented Feb 28, 2022

Distinguish between the x-register view and the ABI used by the programmer; include "RV32E" as reason for strange distribution of register ABI. Minor formatting changes.

riscv-asm.md Outdated Show resolved Hide resolved
@kito-cheng
Copy link
Collaborator

Generally LGTM, @aswaterman do you mind having a final review for that?

processors such as the ARM-32. The first register, `x0`, has a special function:
Reading it always returns 0 and writes to it are ignored. As we will see later,
this allows various tricks and simplifications.
The **instruction set architecture** (ISA) of RISC-V contains 32 registers.
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The old wording was more precise. It's a true statement that the RV32I and RV64I base ISAs contain 32 registers. But the other base ISA (RV32E) has only 16 registers, and various ISA extensions (like F) increase the register count beyond 32.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants