{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"actflow","owner":"asyncvlsi","isFork":false,"description":"Top-level repository for the ACT EDA flow","allTopics":["asynchronous","eda","cad","vlsi","act","asynchronous-circuits","asynchronous-vlsi","self-timed"],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":1,"issueCount":1,"starsCount":22,"forksCount":5,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-15T17:00:55.830Z"}},{"type":"Public","name":"act","owner":"asyncvlsi","isFork":false,"description":"ACT hardware description language and core tools.","allTopics":["eda","circuit-simulator","cad","dataflow","chp","dataflow-programming","prs","hdl","vlsi","production-rules","design-automation","asynchronous-circuits","vlsi-cad","asynchronous-vlsi","communicating-hardware-processes","language","hardware-description-language"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":3,"issueCount":0,"starsCount":96,"forksCount":21,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-09-15T16:56:10.983Z"}},{"type":"Public","name":"dflowmap","owner":"asyncvlsi","isFork":false,"description":"Convert ACT dataflow to simulatable ACT CHP","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":1,"starsCount":1,"forksCount":1,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-26T16:48:40.178Z"}},{"type":"Public","name":"actsim","owner":"asyncvlsi","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":7,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-26T14:52:38.303Z"}},{"type":"Public","name":"expropt","owner":"asyncvlsi","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":1,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-23T11:52:56.507Z"}},{"type":"Public","name":"xyce_build","owner":"asyncvlsi","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-21T10:52:32.399Z"}},{"type":"Public","name":"tracelib","owner":"asyncvlsi","isFork":false,"description":"Trace file library interface for creating simulation traces in a range of formats","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"GNU Lesser General Public License v2.1","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-20T20:32:51.993Z"}},{"type":"Public","name":"abc","owner":"asyncvlsi","isFork":true,"description":"ABC: System for Sequential Logic Synthesis and Formal Verification","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":565,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-13T09:53:28.807Z"}},{"type":"Public","name":"annotate","owner":"asyncvlsi","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"GNU Lesser General Public License v2.1","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-12T15:25:27.656Z"}},{"type":"Public","name":"Xyce","owner":"asyncvlsi","isFork":true,"description":"The Xyce™ Parallel Electronic Simulator","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":59,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-07T17:44:51.299Z"}},{"type":"Public","name":"interact","owner":"asyncvlsi","isFork":false,"description":"Command-line design environment for asynchronous logic","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":1,"starsCount":6,"forksCount":0,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-07T15:25:49.233Z"}},{"type":"Public","name":"layout","owner":"asyncvlsi","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"GNU Lesser General Public License v2.1","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-08-03T17:16:56.102Z"}},{"type":"Public","name":"Dali","owner":"asyncvlsi","isFork":false,"description":"A gridded cell placer","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":3,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-07-31T10:41:46.363Z"}},{"type":"Public","name":"phyDB","owner":"asyncvlsi","isFork":false,"description":"Library that holds the physical database","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":5,"forksCount":3,"license":"GNU Lesser General Public License v2.1","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-06-27T04:55:14.080Z"}},{"type":"Public","name":"chp2prs","owner":"asyncvlsi","isFork":false,"description":"Automated conversion from CHP to PRS using syntax-directed translation","allTopics":["eda","logic-synthesis","logic-design","asynchronous-vlsi"],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":4,"starsCount":7,"forksCount":5,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-04-05T20:27:05.050Z"}},{"type":"Public","name":"sky130l","owner":"asyncvlsi","isFork":false,"description":"ACT configuration files for Skywater 130nm using teaching-friendly lambda rules","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-31T17:35:31.727Z"}},{"type":"Public","name":"magic","owner":"asyncvlsi","isFork":true,"description":"Magic VLSI Layout Tool","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":99,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-29T14:32:15.777Z"}},{"type":"Public","name":"stdlib","owner":"asyncvlsi","isFork":false,"description":"ACT standard library","allTopics":[],"primaryLanguage":{"name":"Makefile","color":"#427819"},"pullRequestCount":1,"issueCount":0,"starsCount":6,"forksCount":5,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-03-20T17:29:48.939Z"}},{"type":"Public","name":"xcell","owner":"asyncvlsi","isFork":false,"description":"Cell library characterizer","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":2,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-27T17:26:29.072Z"}},{"type":"Public","name":"utils","owner":"asyncvlsi","isFork":false,"description":"Miscellaneous scripts/utilities to be used with the ACT flow","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":1,"issueCount":0,"starsCount":0,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-12-08T05:38:09.278Z"}},{"type":"Public","name":"actpass","owner":"asyncvlsi","isFork":false,"description":"Example template for a dynamically loaded analysis/transformation pass for ACT","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-11-14T15:09:02.258Z"}},{"type":"Public","name":"TritonRoute-WXL","owner":"asyncvlsi","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":8,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-07-16T18:09:19.956Z"}},{"type":"Public","name":"SPRoute","owner":"asyncvlsi","isFork":false,"description":"A parallel global router using the Galois framework","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":25,"forksCount":4,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-07-05T08:09:20.415Z"}},{"type":"Public","name":"ocaml_act","owner":"asyncvlsi","isFork":false,"description":"OCaml front-end for ACT","allTopics":[],"primaryLanguage":{"name":"OCaml","color":"#ef7a08"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":1,"license":"GNU General Public License v3.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-05-01T17:25:39.918Z"}},{"type":"Public","name":"PWRoute","owner":"asyncvlsi","isFork":false,"description":"Power and ground routing","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":1,"license":"GNU Lesser General Public License v2.1","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-04-02T18:37:04.096Z"}},{"type":"Public","name":"prs2fpga","owner":"asyncvlsi","isFork":false,"description":"Translate production rules into Verilog for accelerated simulation on FPGAs","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-10T18:31:13.484Z"}},{"type":"Public","name":"dflow2dot","owner":"asyncvlsi","isFork":false,"description":"Visualize an ACT dataflow graph","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-02-02T00:01:17.951Z"}},{"type":"Public","name":"irsim","owner":"asyncvlsi","isFork":true,"description":"IRSIM switch-level simulator for digital circuits","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":6,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-01-28T10:53:30.319Z"}},{"type":"Public","name":"BiPart","owner":"asyncvlsi","isFork":false,"description":"Parallel hypergraph partitioner","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"GNU Lesser General Public License v2.1","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-12-14T21:34:13.501Z"}},{"type":"Public","name":"summer2022","owner":"asyncvlsi","isFork":false,"description":"Summer School Week 1 & 2 repo","allTopics":[],"primaryLanguage":{"name":"Shell","color":"#89e051"},"pullRequestCount":0,"issueCount":0,"starsCount":11,"forksCount":3,"license":"GNU General Public License v2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2022-07-01T18:26:56.723Z"}}],"repositoryCount":33,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"asyncvlsi repositories"}