NYU Machine-Learning guided Design Automation (MLDA)

All

11 repositories

OpenABC
Public
OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph level prediction problems in chip design.
deep-learning benchmarks datasets logic-synthesis graph-machine-learning electronics-design graph-neural-networks boolean-optimization electronics-design-automation openabc-d
Verilog
•
BSD 3-Clause "New" or "Revised" License
•19•115•6•0•Updated Oct 10, 2024Oct 10, 2024
ASCENT
Public
Side-channel aware RL-guided Logic Synthesis
Jupyter Notebook
•
BSD 3-Clause "New" or "Revised" License
•0•0•0•0•Updated Jul 14, 2024Jul 14, 2024
ALMOST
Public
ALMOST: Adversarial Learning to Mitigate Oracle-less ML Logic Locking Attacks via Synthesis Tuning
simulated-annealing logic-synthesis graph-machine-learning adversarial-learning adversarial-attacks machine-learning-attack graph-neural-networks logic-locking electronics-design-automation
Verilog
•0•2•0•0•Updated May 13, 2024May 13, 2024
ABC-RL
Public
This is work-in-progress (WIP) refactored implementation of "Retreival-guided Reinforcement Learning for Boolean Circuit Minimization" work published in ICLR 2024.
reinforcement-learning deep-learning mcts logic-synthesis electronic-design-automation boolean-optimization electronic-design mcts-agents iclr2024 abc-rl
Verilog
•
GNU General Public License v3.0
•1•3•2•0•Updated May 10, 2024May 10, 2024
RTL_dataset
Public
Extract leaf level RTL modules from OpenROAD and collect PPA numbers generated by Yosys
labeled-data logic-synthesis electronics-design electronics-design-automation
Verilog
•
BSD 3-Clause "New" or "Revised" License
•0•1•0•0•Updated Feb 28, 2024Feb 28, 2024
awesome-ml4co
Public
Awesome machine learning for combinatorial optimization papers.
Python
•202•1•0•0•Updated Sep 5, 2023Sep 5, 2023
explainable-ai-ic-testing
Public
0•0•0•0•Updated May 16, 2022May 16, 2022
DIG
Public
A library for graph deep learning research
Python
•
GNU General Public License v3.0
•284•0•0•0•Updated Mar 15, 2022Mar 15, 2022
muzero-general
Public
MuZero
Python
•
MIT License
•612•0•0•0•Updated Mar 12, 2022Mar 12, 2022
robust-pnr-time
Public
Implementation of ASPDAC 2021 paper: "Read your circuit: Leveraging word embedding to guide logic optimization"
Verilog
•
BSD 3-Clause "New" or "Revised" License
•2•5•0•0•Updated Mar 30, 2021Mar 30, 2021
DAGNN
Public
A graph neural network tailored to directed acyclic graphs that outperforms conventional GNNs by leveraging the partial order as strong inductive bias besides other suitable architectural features.
Python
•
MIT License
•26•0•0•0•Updated Mar 3, 2021Mar 3, 2021