GitHub - jtsimons/DRAMC: Behavioral architecture of a read/write cycle controller for a DRAM chip.

jtsimons / DRAMC Public

Notifications You must be signed in to change notification settings
Fork 0
Star 1

Behavioral architecture of a read/write cycle controller for a DRAM chip.

Notifications

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
doc		doc
src		src
LICENSE.txt		LICENSE.txt
README.txt		README.txt

Repository files navigation

Program: DRAM Controller
Author: Jacob Simons
Date Published: October 26, 2022

This program represents the behavioral architecture of a controller for simple read/write cycles of an asynchronous DRAM chip.
Originally produced as a laboratory assignment for ECE 4525 at Western Michigan University, designed for use with a Digilent Nexys A7 FPGA development board.