Popular repositories Loading

1. yosys-tcl-ui-report yosys-tcl-ui-report Public

   5 Day TCL begginer to advanced training workshop by VSD

   Verilog 16 1

2. soc-design-and-planning-nasscom-vsd soc-design-and-planning-nasscom-vsd Public

   2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advanced Physical Design using OpenLANE/Sky130)

   Verilog 9 8

3. advanced-pd-using-openlane-sky130 advanced-pd-using-openlane-sky130 Public

   2 Week Advanced Physical Design using OpenLANE/Sky130 workshop with complete RTL2GDSII flow organised by VSD as part of Level-3 of Chip Design for High School Program in collaboration with Intel India

   Verilog 3

4. btech-mini-project btech-mini-project Public

   This was my BTech degree Mini-Project during semester 5 and it is an electronic lock which can be unlocked from anywhere.

   HTML 1

5. KWS-ha KWS-ha Public

   My design of a simple KWS (Key Word Spotting) hardware accelerator designed by generative AI for efabless 4th GenAI design contest.

   Verilog 1

6. risc-v-myth-report risc-v-myth-report Public

   5 Day RISC-V pipelined core development using TL-Verilog workshop by VSD

   Verilog