Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilog and layout for Caravel Openframe #431

Open
wants to merge 7 commits into
base: caravel-redesign-2
Choose a base branch
from

Conversation

RTimothyEdwards
Copy link
Contributor

Added verilog and layout for the latest specification of the open-frame version of Caravel.

RTimothyEdwards and others added 6 commits March 29, 2023 00:01
layout has not been run through LVS yet;  ongoing work.
The chip_io_openframe cell is now LVS clean except for a
ground short which may not even be an error (and technically
isn't one regardless).  Modified pins so that all wrapper
pins on right and left are on metal 3, and all wrapper pins
on top and bottom (except power pins) are on metal 2, to
facilitate digital routing.
@RTimothyEdwards
Copy link
Contributor Author

@jeffdi : Since you merged caravel-redesign-2 into main without doing this merge, it will probably work better now if I copy these files into main and regenerate the pull request.

@jeffdi
Copy link
Collaborator

jeffdi commented May 8, 2023 via email

@RTimothyEdwards
Copy link
Contributor Author

New pull request is #451. After pulling, please close this pull request.

@RTimothyEdwards
Copy link
Contributor Author

@jeffdi : ping.

@RTimothyEdwards
Copy link
Contributor Author

@jeffdi : ping?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants