A Simple Single-stage processor with LOAD/STORE/HALT implemented. Can be agood start to learn processor design and expansion of ISA by addition of ALU.
Run simualtion % make cu_sim
Open Waves % make cu_gui
- Icarus Verilog http://iverilog.icarus.com
- GTK-Wave http://gtkwave.sourceforge.net/