Skip to content

Actions: db-tu-dresden/TSL

Actions

All workflows

Actions

Loading...
Loading

Showing runs from all workflows
625 workflow runs
625 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Generates with py3.8-3.12 Generating with py3.8-12 #68: completed by JPietrzykTUD
October 9, 2024 10:51 14s
October 9, 2024 10:51 14s
Generates with py3.8-3.12 Generating with py3.8-12 #67: completed by JPietrzykTUD
September 24, 2024 11:39 13s
September 24, 2024 11:39 13s
Generates with py3.8-3.12 Generating with py3.8-12 #66: completed by JPietrzykTUD
September 24, 2024 11:35 16s
September 24, 2024 11:35 16s
Generates TSL for ARM Generating for ARM #67: completed by JPietrzykTUD
September 24, 2024 11:23 9s
September 24, 2024 11:23 9s
Builds on x86 Builds & run on x86 #67: completed by JPietrzykTUD
September 24, 2024 11:23 9s
September 24, 2024 11:23 9s
Builds on ARM Build & run on ARM #66: completed by JPietrzykTUD
September 24, 2024 11:23 9s
September 24, 2024 11:23 9s
Generates TSL for x86 Generating for x86 #66: completed by JPietrzykTUD
September 24, 2024 11:23 9s
September 24, 2024 11:23 9s
Generates with py3.8-3.12 Generating with py3.8-12 #65: completed by JPietrzykTUD
September 24, 2024 11:16 14s
September 24, 2024 11:16 14s
Validate the TSL Generator Generating with py3.8-3.12 #63: Pull request #111 synchronize by JPietrzykTUD
September 24, 2024 11:09 1m 47s experimental
experimental
September 24, 2024 11:09 1m 47s
Generate the Template SIMD Library, builds it and run tests Build and test for Intel / ARM #63: Pull request #111 synchronize by JPietrzykTUD
September 24, 2024 11:09 13m 27s experimental
experimental
September 24, 2024 11:09 13m 27s
Generates TSL for ARM Generating for ARM #66: completed by JPietrzykTUD
September 24, 2024 10:16 11s
September 24, 2024 10:16 11s
Builds on x86 Builds & run on x86 #66: completed by JPietrzykTUD
September 24, 2024 10:16 14s
September 24, 2024 10:16 14s
Generates TSL for x86 Generating for x86 #65: completed by JPietrzykTUD
September 24, 2024 10:16 14s
September 24, 2024 10:16 14s
Builds on ARM Build & run on ARM #65: completed by JPietrzykTUD
September 24, 2024 10:16 10s
September 24, 2024 10:16 10s
Generates with py3.8-3.12 Generating with py3.8-12 #64: completed by JPietrzykTUD
September 24, 2024 10:02 10s
September 24, 2024 10:02 10s
Validate the TSL Generator Generating with py3.8-3.12 #62: Pull request #111 synchronize by JPietrzykTUD
September 24, 2024 09:56 5m 49s experimental
experimental
September 24, 2024 09:56 5m 49s
Generate the Template SIMD Library, builds it and run tests Build and test for Intel / ARM #62: Pull request #111 synchronize by JPietrzykTUD
September 24, 2024 09:56 19m 40s experimental
experimental
September 24, 2024 09:56 19m 40s
Generates with py3.8-3.12 Generating with py3.8-12 #63: completed by JPietrzykTUD
September 24, 2024 09:39 10s
September 24, 2024 09:39 10s
Generates TSL for x86 Generating for x86 #64: completed by JPietrzykTUD
September 24, 2024 09:37 19s
September 24, 2024 09:37 19s
Generates TSL for ARM Generating for ARM #65: completed by JPietrzykTUD
September 24, 2024 09:37 14s
September 24, 2024 09:37 14s
Builds on x86 Builds & run on x86 #65: completed by JPietrzykTUD
September 24, 2024 09:37 19s
September 24, 2024 09:37 19s
Builds on ARM Build & run on ARM #64: completed by JPietrzykTUD
September 24, 2024 09:37 15s
September 24, 2024 09:37 15s
Validate the TSL Generator Generating with py3.8-3.12 #61: Pull request #111 synchronize by JPietrzykTUD
September 24, 2024 09:31 8m 18s experimental
experimental
September 24, 2024 09:31 8m 18s
Generate the Template SIMD Library, builds it and run tests Build and test for Intel / ARM #61: Pull request #111 synchronize by JPietrzykTUD
September 24, 2024 09:31 6m 9s experimental
experimental
September 24, 2024 09:31 6m 9s
Generates TSL for ARM Generating for ARM #64: completed by JPietrzykTUD
September 24, 2024 08:52 14s
September 24, 2024 08:52 14s