Fixing sinus, but roessler-rev1 is not working

anabrid · Aug 21, 2024 · db1c64e · db1c64e
1 parent 1ac9472
commit db1c64e
Show file tree

Hide file tree

Showing 2 changed files with 11 additions and 20 deletions.
diff --git a/examples/rev1-sinus.py b/examples/rev1-sinus.py
@@ -29,14 +29,10 @@ def sinus(i0, i1):
     rev1.int(id=i0, ic=+1, slow=False)
     rev1.int(id=i1, ic=0, slow=False)
 
-    rev1.add( Route(i0, 2,  0.25, i1) )
-    rev1.add( Route(i1, 3, -0.5,  i0) )
-
-    acl_lane = 24 # first ACL lane
-
-    # ATTENTION: acl_lane+0 is DEFECT in given unit
-    rev1.add( Route(i0, acl_lane+1, 1.0, i0) )
-    rev1.add( Route(i1, acl_lane+2, 1.0, i0) )
+    rev1.route(i0, 2,  0.25, i1)
+    rev1.route(i1, 3, -0.5,  i0)
+    rev1.probe(i0, front_port=6)
+    rev1.probe(i1, front_port=7)
 
     print(rev1)
 
@@ -82,14 +78,11 @@ def lane_sinus(lane0, lane1):
     rev1.int(id=i0, ic=+1, slow=False)
     rev1.int(id=i1, ic=0, slow=False)
 
-    rev1.add( Route(i0, lane0,  1, i1) )
-    rev1.add( Route(i1, lane1, -1,  i0) )
-
-    acl_lane = 24 # first ACL lane
-
-    # ATTENTION: acl_lane+0 is DEFECT in given unit
-    rev1.add( Route(i0, acl_lane+6, 1.0, i0) )
-    rev1.add( Route(i1, acl_lane+7, 1.0, i0) )
+    rev1.route(i0, lane0,  1, i1)
+    rev1.route(i1, lane1, -1,  i0)
+
+    rev1.probe(i0, front_port=6)
+    rev1.probe(i1, front_port=7)
 
     print(rev1)
 

diff --git a/examples/roessler-rev1.py b/examples/roessler-rev1.py
@@ -31,10 +31,8 @@
 r.connect(x,     prod.b)
 r.connect(const, prod.b, weight = -0.3796)
 
-sink = 12 # third Multiplier
-acl_lane = 24
-r.add( Route(x.out, acl_lane+5, 1.0, sink) )
-r.add( Route(my.out, acl_lane+6, 1.0, sink) )
+r.probe(x, front_port=6)
+r.probe(my, front_port=7)
 
 hc = LUCIDAC()