Discussions

• 1 You must be logged in to vote

  🙌

  FYI: Adapted to Digilent Nexys4 with

  cube1us started Jul 23, 2024 in Show and tell

  

  

  0
• 1 You must be logged in to vote

  💬

  Welcome to verilog-ethernet Discussions!

  alexforencich started Dec 11, 2020 in General

  

  

  

  

  24
• 1 You must be logged in to vote

  🙏

  CRC 32 CALCULATION

  sallyakj asked Jul 3, 2024 in Q&A · Unanswered

  

  

  3
• 1 You must be logged in to vote

  🙏

  Build option for all of the project

  sallyakj asked May 19, 2024 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  eth_mac_1g_gmii_fifo with Xilinx 1G/2.5G Ethernet PCS/PMA in 1000BASE-X mode

  tristancmorgan asked May 21, 2024 in Q&A · Unanswered

  

  

  5
• 1 You must be logged in to vote

  🙏

  RGMII PHY with fixed link

  dorotheapfeiffer asked Apr 26, 2024 in Q&A · Closed · Answered

  

  

  3
• 1 You must be logged in to vote

  🙏

  Changes to ip_eth_tx_64.v

  EdwinEstep asked Apr 29, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  How do I adapt rgmii_phy_if.v for use with Lattice ECP5 primitives for IODDR and Clock input style?

  t1ch asked Mar 24, 2024 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  💬

  eth_mac_phy_10g_fifo missing external serdes_rx_reset_req?

  rconraduw started Feb 23, 2023 in General

  

  

  

  

  5
• 1 You must be logged in to vote

  🙏

  Sniffing UDP packets when phy is used by PS

  catkira asked Feb 15, 2024 in Q&A · Closed · Answered

  

  

  1
• 1 You must be logged in to vote

  💡

  X3 Port Request

  lotusdew1980 started Feb 19, 2024 in Ideas

  

  

  0
• 1 You must be logged in to vote

  🙏

  2.5G and 5G Support?

  hopethis asked Jan 30, 2024 in Q&A · Unanswered

  

  

  2
• 1 You must be logged in to vote

  🙏

  ZCU106 example design test ,no data return

  JLFu asked Nov 29, 2023 in Q&A · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  ZCU106 example design test ,no data return

  JLFu asked Nov 29, 2023 in Q&A · Closed · Unanswered

  

  

  0
• 1 You must be logged in to vote

  🙏

  Does this project support SGMII interface now?

  yinyeyy asked Nov 7, 2023 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  Ethernet for VCU118 with MATLAB

  navidaadit asked Oct 30, 2023 in Q&A · Answered

  

  

  4
• 1 You must be logged in to vote

  🙏

  Intra-frame control characters

  andyu-mhlt asked Sep 21, 2023 in Q&A · Closed · Answered

  

  

  4
• 1 You must be logged in to vote

  💬

  UDP packet MTU

  MarcoPanconesi started Sep 7, 2023 in General

  

  

  1
• 1 You must be logged in to vote

  💡

  VCU series FPGA has been widely used.

  qwer872336019 started Aug 21, 2023 in Ideas

  

  

  4
• 1 You must be logged in to vote

  💬

  Logic clock (MAC)

  MarcoPanconesi started Aug 17, 2023 in General

  

  

  12
• 1 You must be logged in to vote

  💬

  Why does the checksum add a constant number(2)?

  yinyeyy started Jun 20, 2023 in General

  

  

  2
• 2 You must be logged in to vote

  🙏

  How and where are the inputs given?

  sametzeybek asked Apr 8, 2023 in Q&A · Answered

  

  

  1
• 1 You must be logged in to vote

  🙏

  ZCU102 Vivado build

  kvantumnuly asked Mar 20, 2023 in Q&A · Answered

  

  

  2
• 1 You must be logged in to vote

  🙏

  ZC706 Optical Loopback

  devradu asked Dec 27, 2022 in Q&A · Unanswered

  

  

  1
• 1 You must be logged in to vote

  🙏

  ZCU106 SFP+ example

  elmohandis asked Oct 27, 2022 in Q&A · Answered

  

  

  11