From: 14 May 2024 - To: 27 December 2024
Total Time: 228 hrs 1 min
Rust 77 hrs 9 mins >>>>>>>>----------------- 33.40 %
C 35 hrs 53 mins >>>>--------------------- 15.54 %
Go 30 hrs 2 mins >>>---------------------- 13.00 %
C++ 23 hrs 24 mins >>>---------------------- 10.13 %
Python 15 hrs 42 mins >>----------------------- 06.80 %
Makefile 6 hrs 35 mins >------------------------ 02.86 %
SystemVerilog 6 hrs 27 mins >------------------------ 02.79 %
Text 5 hrs 43 mins >------------------------ 02.48 %
PHP 4 hrs 29 mins ------------------------- 01.94 %
Assembly 3 hrs 42 mins ------------------------- 01.61 %
🌴
On Something
Student of Computer Engineering at Cin-UFPE - Recife, PE
-
Cin - UFPE
- Pernambuco, Brazil
-
13:58
(UTC -03:00) - cin.ufpe.br/~lgpss
- @luizgust132
- https://lattes.cnpq.br/3310202128635156
- in/luiz-gustavo-a545b8317
- https://rxresu.me/zed201/infos
Highlights
- Pro
Pinned Loading
-
-
Projeto_IH_RISC-V
Projeto_IH_RISC-V PublicForked from nathaliafab/Projeto_IH_RISC-V
Arquivos base para o projeto da disciplina Infraestrutura de Hardware (IF674) no CIn-UFPE.
SystemVerilog
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.