feat: update project tt_um_NicklausThompson_SkyKing from FangameEmpir…

…e/tt08_skyking

Commit: 948ca9c0a8f5a36c3fd5cdc69e3b18bada44e847
Workflow: https://github.com/FangameEmpire/tt08_skyking/actions/runs/11659868906

projects/tt_um_NicklausThompson_SkyKing/commit_id.json

@@ -1,7 +1,7 @@
 {
   "app": "Tiny Tapeout tt09 b176ed7c",
   "repo": "https://github.com/FangameEmpire/tt08_skyking",
-  "commit": "aa07b931945391202be008103960e2de3250b62e",
-  "workflow_url": "https://github.com/FangameEmpire/tt08_skyking/actions/runs/11655621370",
+  "commit": "948ca9c0a8f5a36c3fd5cdc69e3b18bada44e847",
+  "workflow_url": "https://github.com/FangameEmpire/tt08_skyking/actions/runs/11659868906",
   "sort_id": 1730677978056
 }

projects/tt_um_NicklausThompson_SkyKing/stats/metrics.csv

@@ -1,224 +1,228 @@
 Metric,Value
-detailedplace__design__instance__displacement__total,2720.57
-detailedplace__design__instance__displacement__mean,2.564
-detailedplace__design__instance__displacement__max,10.98
-detailedplace__route__wirelength__estimated,22636.7
+detailedplace__design__instance__displacement__total,2870.67
+detailedplace__design__instance__displacement__mean,2.6
+detailedplace__design__instance__displacement__max,11.88
+detailedplace__route__wirelength__estimated,23685.5
 detailedplace__design__violations,0
 detailedplace__timing__setup__tns,0
-detailedplace__timing__setup__ws,10.9605
-detailedplace__timing__drv__max_slew_limit,0.916203
+detailedplace__timing__setup__ws,10.9513
+detailedplace__timing__drv__max_slew_limit,0.920775
 detailedplace__timing__drv__max_slew,0
-detailedplace__timing__drv__max_cap_limit,0.923904
+detailedplace__timing__drv__max_cap_limit,0.914559
 detailedplace__timing__drv__max_cap,0
 detailedplace__timing__drv__max_fanout_limit,8
-detailedplace__timing__drv__max_fanout,0
+detailedplace__timing__drv__max_fanout,1
 detailedplace__timing__drv__setup_violation_count,0
 detailedplace__timing__drv__hold_violation_count,0
-detailedplace__power__internal__total,0.000234646
-detailedplace__power__switching__total,9.7533e-06
-detailedplace__power__leakage__total,1.52064e-07
-detailedplace__power__total,0.000244552
+detailedplace__power__internal__total,0.000242731
+detailedplace__power__switching__total,9.5933e-06
+detailedplace__power__leakage__total,1.57375e-07
+detailedplace__power__total,0.000252482
 detailedplace__design__io,45
 detailedplace__design__die__area,32880.6
 detailedplace__design__core__area,30427.5
-detailedplace__design__instance__count,1061
-detailedplace__design__instance__area,12918.5
-detailedplace__design__instance__count__stdcell,1061
-detailedplace__design__instance__area__stdcell,12918.5
+detailedplace__design__instance__count,1104
+detailedplace__design__instance__area,13475.5
+detailedplace__design__instance__count__stdcell,1104
+detailedplace__design__instance__area__stdcell,13475.5
 detailedplace__design__instance__count__macros,0
 detailedplace__design__instance__area__macros,0
-detailedplace__design__instance__utilization,0.424568
-detailedplace__design__instance__utilization__stdcell,0.424568
+detailedplace__design__instance__utilization,0.442874
+detailedplace__design__instance__utilization__stdcell,0.442874
 detailedplace__flow__warnings__count,0
 detailedplace__flow__errors__count,0
 flow__warnings__count,0
 flow__errors__count,0
 globalplace__timing__setup__tns,0
-globalplace__timing__setup__ws,11.1235
-globalplace__power__internal__total,0.000232829
-globalplace__power__switching__total,9.12586e-06
-globalplace__power__leakage__total,1.38155e-07
-globalplace__power__total,0.000242093
+globalplace__timing__setup__ws,11.0163
+globalplace__power__internal__total,0.000240648
+globalplace__power__switching__total,8.86466e-06
+globalplace__power__leakage__total,1.372e-07
+globalplace__power__total,0.00024965
 globalplace__design__io,45
 globalplace__design__die__area,32880.6
 globalplace__design__core__area,30427.5
-globalplace__design__instance__count,898
-globalplace__design__instance__area,11675.7
-globalplace__design__instance__count__stdcell,898
-globalplace__design__instance__area__stdcell,11675.7
+globalplace__design__instance__count,943
+globalplace__design__instance__area,12015
+globalplace__design__instance__count__stdcell,943
+globalplace__design__instance__area__stdcell,12015
 globalplace__design__instance__count__macros,0
 globalplace__design__instance__area__macros,0
-globalplace__design__instance__utilization,0.383721
-globalplace__design__instance__utilization__stdcell,0.383721
+globalplace__design__instance__utilization,0.394872
+globalplace__design__instance__utilization__stdcell,0.394872
 globalplace__flow__warnings__count,0
 globalplace__flow__errors__count,0
 placeopt__timing__drv__floating__nets,0
 placeopt__timing__drv__floating__pins,0
 placeopt__timing__setup__tns,0
-placeopt__timing__setup__ws,10.957
-placeopt__timing__drv__max_slew_limit,0.915997
+placeopt__timing__setup__ws,10.9511
+placeopt__timing__drv__max_slew_limit,0.920615
 placeopt__timing__drv__max_slew,0
-placeopt__timing__drv__max_cap_limit,0.923665
+placeopt__timing__drv__max_cap_limit,0.913343
 placeopt__timing__drv__max_cap,0
 placeopt__timing__drv__max_fanout_limit,8
-placeopt__timing__drv__max_fanout,0
+placeopt__timing__drv__max_fanout,1
 placeopt__timing__drv__setup_violation_count,0
 placeopt__timing__drv__hold_violation_count,0
-placeopt__power__internal__total,0.000234646
-placeopt__power__switching__total,9.76543e-06
-placeopt__power__leakage__total,1.52064e-07
-placeopt__power__total,0.000244564
+placeopt__power__internal__total,0.000242734
+placeopt__power__switching__total,9.59184e-06
+placeopt__power__leakage__total,1.57375e-07
+placeopt__power__total,0.000252483
 placeopt__design__io,45
 placeopt__design__die__area,32880.6
 placeopt__design__core__area,30427.5
-placeopt__design__instance__count,1061
-placeopt__design__instance__area,12918.5
-placeopt__design__instance__count__stdcell,1061
-placeopt__design__instance__area__stdcell,12918.5
+placeopt__design__instance__count,1104
+placeopt__design__instance__area,13475.5
+placeopt__design__instance__count__stdcell,1104
+placeopt__design__instance__area__stdcell,13475.5
 placeopt__design__instance__count__macros,0
 placeopt__design__instance__area__macros,0
-placeopt__design__instance__utilization,0.424568
-placeopt__design__instance__utilization__stdcell,0.424568
+placeopt__design__instance__utilization,0.442874
+placeopt__design__instance__utilization__stdcell,0.442874
 placeopt__flow__warnings__count,0
 placeopt__flow__errors__count,0
 design__violations,0
 globalroute__design__instance__displacement__total,0
 globalroute__design__instance__displacement__mean,0
 globalroute__design__instance__displacement__max,0
-globalroute__route__wirelength__estimated,21687.7
+globalroute__route__wirelength__estimated,23056.7
 globalroute__design__instance__count__setup_buffer,0
 globalroute__design__instance__count__hold_buffer,0
 globalroute__antenna_diodes_count,0
 globalroute__design__violations,0
 globalroute__antenna__violating__nets,0
 globalroute__antenna__violating__pins,0
 globalroute__timing__setup__tns,0
-globalroute__timing__setup__ws,10.7962
-globalroute__clock__skew__setup,0.0302196
-globalroute__clock__skew__hold,0.0302196
-globalroute__timing__drv__max_slew_limit,0.894049
+globalroute__timing__setup__ws,10.7771
+globalroute__clock__skew__setup,0.0215027
+globalroute__clock__skew__hold,0.0215027
+globalroute__timing__drv__max_slew_limit,0.870206
 globalroute__timing__drv__max_slew,0
-globalroute__timing__drv__max_cap_limit,0.785355
+globalroute__timing__drv__max_cap_limit,0.735661
 globalroute__timing__drv__max_cap,0
 globalroute__timing__drv__max_fanout_limit,8
 globalroute__timing__drv__max_fanout,1
 globalroute__timing__drv__setup_violation_count,0
 globalroute__timing__drv__hold_violation_count,0
-globalroute__power__internal__total,0.000248663
-globalroute__power__switching__total,4.72492e-05
-globalroute__power__leakage__total,1.55771e-07
-globalroute__power__total,0.000296068
+globalroute__power__internal__total,0.000256063
+globalroute__power__switching__total,4.89548e-05
+globalroute__power__leakage__total,1.61004e-07
+globalroute__power__total,0.000305179
 globalroute__design__io,45
 globalroute__design__die__area,32880.6
 globalroute__design__core__area,30427.5
-globalroute__design__instance__count,1089
-globalroute__design__instance__area,13130.8
-globalroute__design__instance__count__stdcell,1089
-globalroute__design__instance__area__stdcell,13130.8
+globalroute__design__instance__count,1130
+globalroute__design__instance__area,13678.8
+globalroute__design__instance__count__stdcell,1130
+globalroute__design__instance__area__stdcell,13678.8
 globalroute__design__instance__count__macros,0
 globalroute__design__instance__area__macros,0
-globalroute__design__instance__utilization,0.431544
-globalroute__design__instance__utilization__stdcell,0.431544
+globalroute__design__instance__utilization,0.449553
+globalroute__design__instance__utilization__stdcell,0.449553
 globalroute__flow__warnings__count,0
 globalroute__flow__errors__count,0
 cts__design__instance__displacement__total,0
 cts__design__instance__displacement__mean,0
 cts__design__instance__displacement__max,0
-cts__route__wirelength__estimated,21687.7
+cts__route__wirelength__estimated,23039.5
 cts__design__instance__count__setup_buffer,0
 cts__design__instance__count__hold_buffer,0
 cts__design__violations,0
 cts__timing__setup__tns,0
-cts__timing__setup__ws,10.9586
-cts__clock__skew__setup,0.00213418
-cts__clock__skew__hold,0.00213418
-cts__timing__drv__max_slew_limit,0.847144
+cts__timing__setup__ws,10.9512
+cts__clock__skew__setup,0.00245354
+cts__clock__skew__hold,0.00245354
+cts__timing__drv__max_slew_limit,0.848882
 cts__timing__drv__max_slew,0
-cts__timing__drv__max_cap_limit,0.687437
+cts__timing__drv__max_cap_limit,0.691076
 cts__timing__drv__max_cap,0
 cts__timing__drv__max_fanout_limit,8
-cts__timing__drv__max_fanout,1
+cts__timing__drv__max_fanout,2
 cts__timing__drv__setup_violation_count,0
 cts__timing__drv__hold_violation_count,0
-cts__power__internal__total,0.00024921
-cts__power__switching__total,3.81188e-05
-cts__power__leakage__total,1.55771e-07
-cts__power__total,0.000287484
+cts__power__internal__total,0.000256686
+cts__power__switching__total,3.80436e-05
+cts__power__leakage__total,1.60893e-07
+cts__power__total,0.00029489
 cts__design__io,45
 cts__design__die__area,32880.6
 cts__design__core__area,30427.5
-cts__design__instance__count,1089
-cts__design__instance__area,13130.8
-cts__design__instance__count__stdcell,1089
-cts__design__instance__area__stdcell,13130.8
+cts__design__instance__count,1129
+cts__design__instance__area,13671.5
+cts__design__instance__count__stdcell,1129
+cts__design__instance__area__stdcell,13671.5
 cts__design__instance__count__macros,0
 cts__design__instance__area__macros,0
-cts__design__instance__utilization,0.431544
-cts__design__instance__utilization__stdcell,0.431544
+cts__design__instance__utilization,0.449314
+cts__design__instance__utilization__stdcell,0.449314
 cts__flow__warnings__count,0
 cts__flow__errors__count,0
-finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19998
+finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19999
 finish__design_powergrid__drop__average__net:VPWR__corner:default,1.19999
-finish__design_powergrid__drop__worst__net:VPWR__corner:default,1.71108e-05
-finish__design_powergrid__voltage__worst__net:VGND__corner:default,1.70594e-05
-finish__design_powergrid__drop__average__net:VGND__corner:default,5.83209e-06
-finish__design_powergrid__drop__worst__net:VGND__corner:default,1.70594e-05
-finish__design__instance__count__class:fill_cell,661
-finish__design__instance__count__class:other,1292
-finish__design__instance__count__class:buffer,94
+finish__design_powergrid__drop__worst__net:VPWR__corner:default,1.48362e-05
+finish__design_powergrid__voltage__worst__net:VGND__corner:default,1.73906e-05
+finish__design_powergrid__drop__average__net:VGND__corner:default,6.6452e-06
+finish__design_powergrid__drop__worst__net:VGND__corner:default,1.73906e-05
+finish__design__instance__count__class:fill_cell,625
+finish__design__instance__count__class:other,1264
+finish__design__instance__count__class:buffer,100
 finish__design__instance__count__class:clock_buffer,17
-finish__design__instance__count__class:timing_repair_buffer,71
-finish__design__instance__count__class:inverter,32
-finish__design__instance__count__class:clock_inverter,11
-finish__design__instance__count__class:sequential_cell,85
-finish__design__instance__count__class:multi_input_combinational_cell,779
+finish__design__instance__count__class:timing_repair_buffer,67
+finish__design__instance__count__class:inverter,34
+finish__design__instance__count__class:clock_inverter,8
+finish__design__instance__count__class:sequential_cell,88
+finish__design__instance__count__class:multi_input_combinational_cell,816
 finish__timing__setup__tns,0
-finish__timing__setup__ws,10.7328
-finish__clock__skew__setup,0.0231564
-finish__clock__skew__hold,0.0231564
-finish__timing__drv__max_slew_limit,0.844733
+finish__timing__setup__ws,10.6748
+finish__clock__skew__setup,0.034192
+finish__clock__skew__hold,0.034192
+finish__timing__drv__max_slew_limit,0.849756
 finish__timing__drv__max_slew,0
-finish__timing__drv__max_cap_limit,0.682034
+finish__timing__drv__max_cap_limit,0.692616
 finish__timing__drv__max_cap,0
 finish__timing__drv__max_fanout_limit,8
 finish__timing__drv__max_fanout,1
 finish__timing__drv__setup_violation_count,0
 finish__timing__drv__hold_violation_count,0
-finish__power__internal__total,0.000248967
-finish__power__switching__total,5.28722e-05
-finish__power__leakage__total,1.11707e-06
-finish__power__total,0.000302957
+finish__power__internal__total,0.000256196
+finish__power__switching__total,5.47892e-05
+finish__power__leakage__total,1.09224e-06
+finish__power__total,0.000312077
 finish__design__io,45
 finish__design__die__area,32880.6
 finish__design__core__area,30427.5
-finish__design__instance__count,2381
-finish__design__instance__area,28702
-finish__design__instance__count__stdcell,2381
-finish__design__instance__area__stdcell,28702
+finish__design__instance__count,2394
+finish__design__instance__area,28785.5
+finish__design__instance__count__stdcell,2394
+finish__design__instance__area__stdcell,28785.5
 finish__design__instance__count__macros,0
 finish__design__instance__area__macros,0
-finish__design__instance__utilization,0.943292
-finish__design__instance__utilization__stdcell,0.943292
+finish__design__instance__utilization,0.946035
+finish__design__instance__utilization__stdcell,0.946035
 finish__flow__warnings__count,9
 finish__flow__errors__count,0
-detailedroute__route__net,1182
+detailedroute__route__net,1229
 detailedroute__route__net__special,2
-detailedroute__route__drc_errors__iter:1,1046
-detailedroute__route__wirelength__iter:1,25719
-detailedroute__route__drc_errors__iter:2,457
-detailedroute__route__wirelength__iter:2,25622
-detailedroute__route__drc_errors__iter:3,473
-detailedroute__route__wirelength__iter:3,25632
-detailedroute__route__drc_errors__iter:4,121
-detailedroute__route__wirelength__iter:4,25290
-detailedroute__route__drc_errors__iter:5,10
-detailedroute__route__wirelength__iter:5,25270
-detailedroute__route__drc_errors__iter:6,0
-detailedroute__route__wirelength__iter:6,25268
+detailedroute__route__drc_errors__iter:1,869
+detailedroute__route__wirelength__iter:1,27748
+detailedroute__route__drc_errors__iter:2,532
+detailedroute__route__wirelength__iter:2,27562
+detailedroute__route__drc_errors__iter:3,491
+detailedroute__route__wirelength__iter:3,27486
+detailedroute__route__drc_errors__iter:4,197
+detailedroute__route__wirelength__iter:4,27240
+detailedroute__route__drc_errors__iter:5,26
+detailedroute__route__wirelength__iter:5,27188
+detailedroute__route__drc_errors__iter:6,7
+detailedroute__route__wirelength__iter:6,27184
+detailedroute__route__drc_errors__iter:7,4
+detailedroute__route__wirelength__iter:7,27190
+detailedroute__route__drc_errors__iter:8,0
+detailedroute__route__wirelength__iter:8,27183
 detailedroute__route__drc_errors,0
-detailedroute__route__wirelength,25268
-detailedroute__route__vias,6898
-detailedroute__route__vias__singlecut,6898
+detailedroute__route__wirelength,27183
+detailedroute__route__vias,7264
+detailedroute__route__vias__singlecut,7264
 detailedroute__route__vias__multicut,0
 detailedroute__antenna__violating__nets,0
 detailedroute__antenna__violating__pins,0
@@ -234,21 +238,21 @@ run__flow__platform__current_units,1uA
 run__flow__platform__power_units,1pW
 run__flow__platform__distance_units,1um
 floorplan__timing__setup__tns,0
-floorplan__timing__setup__ws,11.1444
-floorplan__power__internal__total,0.000232747
-floorplan__power__switching__total,8.61664e-06
-floorplan__power__leakage__total,1.38155e-07
-floorplan__power__total,0.000241502
+floorplan__timing__setup__ws,11.0423
+floorplan__power__internal__total,0.000240569
+floorplan__power__switching__total,8.35261e-06
+floorplan__power__leakage__total,1.372e-07
+floorplan__power__total,0.000249058
 floorplan__design__io,43
 floorplan__design__die__area,32880.6
 floorplan__design__core__area,30427.5
-floorplan__design__instance__count,898
-floorplan__design__instance__area,11675.7
-floorplan__design__instance__count__stdcell,898
-floorplan__design__instance__area__stdcell,11675.7
+floorplan__design__instance__count,943
+floorplan__design__instance__area,12015
+floorplan__design__instance__count__stdcell,943
+floorplan__design__instance__area__stdcell,12015
 floorplan__design__instance__count__macros,0
 floorplan__design__instance__area__macros,0
-floorplan__design__instance__utilization,0.383721
-floorplan__design__instance__utilization__stdcell,0.383721
+floorplan__design__instance__utilization,0.394872
+floorplan__design__instance__utilization__stdcell,0.394872
 floorplan__flow__warnings__count,46
 floorplan__flow__errors__count,0