Skip to content
@OpenXiangShan

XiangShan

Open-source high-performance RISC-V processor

Pinned Loading

  1. XiangShan XiangShan Public

    Open-source high-performance RISC-V processor

    Scala 5.4k 691

  2. XiangShan-doc XiangShan-doc Public

    Documentation for XiangShan

    TeX 364 135

  3. HuanCun HuanCun Public

    Open-source high-performance non-blocking cache

    Scala 73 33

  4. fudian fudian Public

    Open source high performance IEEE-754 floating unit

    Scala 66 24

  5. difftest difftest Public

    Modern co-simulation framework for RISC-V CPUs

    C++ 128 69

  6. xs-env xs-env Public

    XiangShan Frontend Develop Environment

    Shell 49 48

Repositories

Showing 10 of 69 repositories
  • Deterload Public

    Xiangshan deterministic workloads generator

    OpenXiangShan/Deterload’s past year of commit activity
    Nix 13 MulanPSL-2.0 3 2 0 Updated Jan 3, 2025
  • difftest Public

    Modern co-simulation framework for RISC-V CPUs

    OpenXiangShan/difftest’s past year of commit activity
    C++ 128 MulanPSL-2.0 69 6 7 Updated Jan 3, 2025
  • CoupledL2 Public

    Open-source non-blocking L2 cache

    OpenXiangShan/CoupledL2’s past year of commit activity
    Scala 36 20 0 7 Updated Jan 3, 2025
  • XiangShan-doc Public

    Documentation for XiangShan

    OpenXiangShan/XiangShan-doc’s past year of commit activity
    TeX 364 CC-BY-4.0 135 5 2 Updated Jan 3, 2025
  • XiangShan Public

    Open-source high-performance RISC-V processor

    OpenXiangShan/XiangShan’s past year of commit activity
    Scala 5,380 691 59 50 Updated Jan 3, 2025
  • NEMU Public
    OpenXiangShan/NEMU’s past year of commit activity
    C 247 93 30 29 Updated Jan 3, 2025
  • llvm-project Public Forked from llvm/llvm-project

    The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.

    OpenXiangShan/llvm-project’s past year of commit activity
    LLVM 0 12,554 0 0 Updated Jan 3, 2025
  • Utility Public
    OpenXiangShan/Utility’s past year of commit activity
    Scala 9 16 0 7 Updated Jan 3, 2025
  • ready-to-run Public
    OpenXiangShan/ready-to-run’s past year of commit activity
    Shell 6 8 3 0 Updated Jan 3, 2025
  • riscv-isa-sim Public Forked from riscv-software-src/riscv-isa-sim

    Spike, a RISC-V ISA Simulator

    OpenXiangShan/riscv-isa-sim’s past year of commit activity
    C 7 889 0 1 Updated Jan 3, 2025