Digital design and verification of a full-duplex 8-bit UART protocol with support for parity bit and error flags in SystemVerilog using Xilinx Vivado and Mentor QuestaSim. The repository contains the UART RTL design and testbench. Additionally, a do file is provided for execution using QuestaSim.
-
Notifications
You must be signed in to change notification settings - Fork 0
Digital design and verification of a full-duplex 8-bit UART protocol with support for parity bit and error flags in SystemVerilog using Xilinx Vivado and Mentor QuestaSim.
License
MarwanEid1/UART-Design
About
Digital design and verification of a full-duplex 8-bit UART protocol with support for parity bit and error flags in SystemVerilog using Xilinx Vivado and Mentor QuestaSim.
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published