Skip to content

Multi-core Processor Design for Matrix Multiplication Using Verilog

Notifications You must be signed in to change notification settings

JanithGan/multi-core-processor

 
 

Repository files navigation

Multi Core Processor for Matrix Multiplication

SEM V FPGA Project

EN3030 - Circuits and Systems Design

About

Multi-core Processor Design for Matrix Multiplication Using Verilog

Topics

Resources

Stars

Watchers

Forks

Languages

  • Verilog 94.7%
  • Python 5.3%