Skip to content

Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer

Notifications You must be signed in to change notification settings

ChrisPVille/mig_example

Repository files navigation

Xilinx MIG Example

This project serves as a simple reference design for using the onboard DDR2 memory with Xilinx MIG IP of the Nexys 4 DDR / Nexys A7 FPGA Trainer board.

The included step-by-step PDF guide walks through the configuration process.

About

Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer

Resources

Stars

Watchers

Forks

Packages

No packages published