Skip to content

Issues: AUCOHL/DFFRAM

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

27 Open 54 Closed
27 Open 54 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Add
#193 opened Apr 18, 2024 by Bach-lang-Hayate
Support for 4R2W and up to 9000
#192 opened Jan 6, 2024 by Dolu1990
4
Create simulation models for DFFRAM
#181 opened Feb 13, 2023 by xobs
Add support for 1R1W regfiles
#180 opened Feb 12, 2023 by xobs
1
Support 23-bit RAMs
#172 opened Dec 14, 2022 by xobs
Document the difference between "DFFRAM Compiler" and "DFFRAM/OpenLane"
#171 opened Nov 26, 2022 by xobs
1
Add support to gf180mcu-pdk
#160 opened Jul 28, 2022 by mohamedleithy
1
Is the colab broken?
#156 opened May 2, 2022 by tcal-x
6
Strange sort order with multiple read/write ports
#151 opened Apr 13, 2022 by antonblanchard
1
Allow use of fixed ef_sc_ cells for li1 density rules.
#149 opened Apr 8, 2022 by donnie-j
Very large max transition violations
#148 opened Apr 3, 2022 by antonblanchard
4
Documentation error?
#146 opened Mar 30, 2022 by donnie-j
2
Row decoder logic messing up the placement of arrays where row size is a multiple of word size.
#144 opened Mar 21, 2022 by donnie-j
2
Some DFFRAM configurations have hold violations
#139 opened Mar 2, 2022 by antonblanchard
1
12
Use Sphinx to create awesome documentation for the project documentation Improvements or additions to documentation enhancement New feature or request
#131 opened Feb 3, 2022 by mithro
2
Support generation of FIFO / ring buffer style memories for queues enhancement New feature or request
#129 opened Feb 3, 2022 by mithro
1
Add support for ASAP7 open source PDK blocked enhancement New feature or request
#128 opened Feb 3, 2022 by mithro
4
Small RAMs might not intersect all met5 power rails enhancement New feature or request
#122 opened Dec 21, 2021 by antonblanchard
1
dffram should be exposed a regular python module enhancement New feature or request
#120 opened Dec 13, 2021 by proppy
dffram should allow pointing to a local openlane install enhancement New feature or request
#119 opened Dec 13, 2021 by proppy
4
128x64 3R1W Register File for Microwatt enhancement New feature or request
#108 opened Sep 29, 2021 by antonblanchard
3
Technology Porting Instructions documentation Improvements or additions to documentation
#103 opened Aug 1, 2021 by leochand101
3
Add end caps backburner enhancement New feature or request
#92 opened Jun 25, 2021 by donn
@donn
Cache Support backburner enhancement New feature or request
#56 opened Jun 1, 2021 by donn
Generate and Characterize Lib Files enhancement New feature or request
#55 opened Jun 1, 2021 by donn
ProTip! Updated in the last three days: updated:>2024-12-21.