-
Notifications
You must be signed in to change notification settings - Fork 0
/
adc_sample_to_BCD.vhd.bak
30 lines (24 loc) · 1018 Bytes
/
adc_sample_to_BCD.vhd.bak
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
-- adc_sample_to_BCD.vhd
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity adc_sample_to_BCD is
port (
adc_sample : in std_logic_vector(11 downto 0);
vol : out std_logic_vector(12 downto 0);
ones : out std_logic_vector(3 downto 0);
tenths : out std_logic_vector(3 downto 0);
hundredths : out std_logic_vector(3 downto 0);
thousandths : out std_logic_vector(3 downto 0)
);
end entity;
architecture A of adc_sample_to_BCD is
signal voltage : unsigned(vol'range);
begin
voltage <= resize(unsigned(adc_sample) * 2 * 2500 / 4095, 13);
vol <= std_logic_vector(voltage);
ones <= std_logic_vector(resize(voltage / 1000, 4));
tenths <= std_logic_vector(resize((voltage / 100) - ((voltage / 1000) * 10), 4));
hundredths <= std_logic_vector(resize((voltage / 10) - ((voltage / 100) * 10), 4));
thousandths <= std_logic_vector(resize(voltage - ((voltage / 10) * 10), 4));
end architecture A;