{"payload":{"header_redesign_enabled":false,"results":[{"id":"468066752","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"saleh1204/rv32im","hl_trunc_description":"RV32IM System-on-Chip (SoC)","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":468066752,"name":"rv32im","owner_id":12012934,"owner_login":"saleh1204","updated_at":"2022-04-08T13:10:09.432Z","has_issues":true}},"sponsorable":false,"topics":["fpga","de2-115","rv32im"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":58,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asaleh1204%252Frv32im%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/saleh1204/rv32im/star":{"post":"Yb1v-guJsQboD_gKeSMuuCrOep0bk25TuehR-RF-5h9YD3vHE8vTqCB3REGnrWIJJEBuMAXVEptIG0HUDocRaw"},"/saleh1204/rv32im/unstar":{"post":"5SlxtOuGXCELHXESzZH1_tK2NeHl7HS3wIriIsG1vD2IOSUYbMj9--YpAIVGiUaNfu3CMq9MEUDbW5JEKi7kiw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"crwFvDzTqC3HJp5PX6z6tniJMoQ5qZvKYuMDH51un2o0VgHz9lgKmEXisZWC7WLCvUrH59tvygN_JhDHZXyIng"}}},"title":"Repository search results"}