{"payload":{"header_redesign_enabled":false,"results":[{"id":"446635856","archived":false,"color":"#b2b7f8","followers":1,"has_funding_file":false,"hl_name":"pawlex/uart","hl_trunc_description":"verilog uart model with AXI interface. No FIFIO","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":446635856,"name":"uart","owner_id":31913417,"owner_login":"pawlex","updated_at":"2022-01-11T02:03:22.759Z","has_issues":true}},"sponsorable":false,"topics":[],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":78,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Apawlex%252Fuart%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/pawlex/uart/star":{"post":"VJ8WdxTrELuvzWRKb2POYthzM7fl6w91pzS9Ef_JQ9TyVgaCemWnXaLIqqgAaWJ4b8-PCre1hi-wB5BibTygvA"},"/pawlex/uart/unstar":{"post":"zlnRO-hbZyfHJ43DVKhHoSWCJwuvaVv2BsZQh5gR2uwNnx2k_p60X2smWmt4x5rZG9bwItccgDuukRBGuUjlXQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"YpkfLul-nduAnqWq90hnERPb5t551nCRyy2m3dXZJoXpplorpZ6Vsir7XEGCwVXCtaLYiVkfzEfFqn4MoV8ZRQ"}}},"title":"Repository search results"}