{"payload":{"pageCount":2,"repositories":[{"type":"Public","name":"CRUVI","owner":"micro-FPGA","isFork":false,"description":"CRUVI Standard Specifications","allTopics":["fpga","vhdl","verilog","litex"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":17,"forksCount":4,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2024-05-06T12:34:05.511Z"}},{"type":"Public","name":"CRUVI-DOC","owner":"micro-FPGA","isFork":false,"description":"Documentation for CRUVI","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-04T15:22:47.275Z"}},{"type":"Public","name":"FTDI-Tools","owner":"micro-FPGA","isFork":false,"description":"Documents and tools for FTDI USB devices: FT2232H, etc.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":3,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-10-02T13:20:15.825Z"}},{"type":"Public","name":"engine-V","owner":"micro-FPGA","isFork":false,"description":"SoftCPU/SoC engine-V","allTopics":["fpga","fpga-soc","risc-v","riscvcontest"],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":1,"issueCount":0,"starsCount":54,"forksCount":7,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2023-06-05T14:17:21.992Z"}},{"type":"Public","name":"litex-boards","owner":"micro-FPGA","isFork":true,"description":"LiteX boards files","allTopics":["fpga","fpga-firmware","fpga-board","fpga-programming"],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":279,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-06-16T13:26:44.959Z"}},{"type":"Public","name":"Antti-Brain","owner":"micro-FPGA","isFork":false,"description":"Backups of old Antti-Brain magazines.","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2021-02-18T09:59:05.783Z"}},{"type":"Public","name":"TheCode","owner":"micro-FPGA","isFork":false,"description":"How to start coding in any language","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2020-04-03T08:32:33.769Z"}},{"type":"Public","name":"blinky","owner":"micro-FPGA","isFork":true,"description":"Example LED blinking project for your FPGA dev board of choice","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":70,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-10-23T11:27:03.015Z"}},{"type":"Public","name":"mf-hub","owner":"micro-FPGA","isFork":false,"description":"","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-09-19T07:02:06.852Z"}},{"type":"Public","name":"litex","owner":"micro-FPGA","isFork":true,"description":"Build your hardware, easily!","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":1,"starsCount":0,"forksCount":553,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-08-30T07:35:16.195Z"}},{"type":"Public","name":"micropython","owner":"micro-FPGA","isFork":true,"description":"MicroPython port to litex FPGA platforms","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":7630,"license":"MIT License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-08-08T23:58:28.734Z"}},{"type":"Public","name":"litex-buildenv","owner":"micro-FPGA","isFork":true,"description":"An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":79,"license":"BSD 2-Clause \"Simplified\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-08-08T23:50:34.664Z"}},{"type":"Public","name":"linux-on-litex-vexriscv","owner":"micro-FPGA","isFork":true,"description":"Linux on LiteX-VexRiscv","allTopics":[],"primaryLanguage":{"name":"Python","color":"#3572A5"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":175,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-08-06T09:09:12.346Z"}},{"type":"Public","name":"AnalogMAX-SDR","owner":"micro-FPGA","isFork":false,"description":"SDR Projects for AnalogMAX boards","allTopics":[],"primaryLanguage":{"name":"C++","color":"#f34b7d"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-07-30T17:26:21.405Z"}},{"type":"Public","name":"fpga-sdk-prj","owner":"micro-FPGA","isFork":true,"description":"FPGA-based SDK projects for SCRx cores","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":20,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-07-19T15:04:40.480Z"}},{"type":"Public","name":"sc-bl","owner":"micro-FPGA","isFork":true,"description":"Syntacore first stage bootloader","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":7,"license":null,"participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-07-17T14:03:35.394Z"}},{"type":"Public","name":"MEGA65-Hacks","owner":"micro-FPGA","isFork":false,"description":"Hacks and non standard things with MEGA65 Computer","allTopics":["fpga","fpga-game","fpga-soc","fpga-board","fpga-programming","mega65"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":8,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-06-29T08:37:58.202Z"}},{"type":"Public","name":"scr1-sdk","owner":"micro-FPGA","isFork":true,"description":"open-source SDKs for the SCR1 core","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":31,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-04-12T08:00:04.480Z"}},{"type":"Public","name":"scr1","owner":"micro-FPGA","isFork":true,"description":"SCR1 is a high-quality open-source RISC-V MCU core in Verilog","allTopics":[],"primaryLanguage":{"name":"SystemVerilog","color":"#DAE1C2"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":267,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-04-11T16:50:22.417Z"}},{"type":"Public","name":"meM","owner":"micro-FPGA","isFork":false,"description":"micro embedded Matrix","allTopics":["fpga","xilinx","vhdl-code","gowin"],"primaryLanguage":{"name":"VHDL","color":"#adb2cb"},"pullRequestCount":0,"issueCount":0,"starsCount":4,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-02-13T08:20:03.910Z"}},{"type":"Public","name":"esa","owner":"micro-FPGA","isFork":false,"description":"Electronics? Simple! Again :)","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-02-12T13:51:56.243Z"}},{"type":"Public","name":"DIPSY","owner":"micro-FPGA","isFork":false,"description":"DIPSY - DIP sized magical thing!","allTopics":[],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":2,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2019-02-05T17:25:26.121Z"}},{"type":"Public","name":"riscv-contest-2019","owner":"micro-FPGA","isFork":false,"description":"RISC-V Soft CPU Contest 2019","allTopics":["fpga","riscv","risc-v","riscvcontest"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":0,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-12-25T14:59:33.612Z"}},{"type":"Public","name":"engine-V-simulator","owner":"micro-FPGA","isFork":false,"description":"Simulator for engine-V","allTopics":[],"primaryLanguage":{"name":"Pascal","color":"#E3F171"},"pullRequestCount":0,"issueCount":2,"starsCount":0,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-12-06T01:05:11.682Z"}},{"type":"Public","name":"riscv-compliance","owner":"micro-FPGA","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Assembly","color":"#6E4C13"},"pullRequestCount":0,"issueCount":2,"starsCount":0,"forksCount":188,"license":"BSD 3-Clause \"New\" or \"Revised\" License","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-11-26T14:30:17.208Z"}},{"type":"Public","name":"zephyr","owner":"micro-FPGA","isFork":true,"description":"Primary GIT Repository for the Zephyr Project","allTopics":["riscv","microsemi"],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":6395,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-11-25T12:30:56.097Z"}},{"type":"Public","name":"riscv-contest-2018","owner":"micro-FPGA","isFork":false,"description":"RISCV SoftCPU Contest 2018","allTopics":["fpga","riscv","riscvcontest"],"primaryLanguage":null,"pullRequestCount":0,"issueCount":8,"starsCount":14,"forksCount":4,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-11-17T19:41:43.682Z"}},{"type":"Public","name":"riscv-tests","owner":"micro-FPGA","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"C","color":"#555555"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":449,"license":"Other","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-11-16T20:07:25.435Z"}},{"type":"Public","name":"riscvSoftcoreContest","owner":"micro-FPGA","isFork":true,"description":"","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":1,"forksCount":16,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-11-01T23:26:24.354Z"}},{"type":"Public","name":"Intel-Cyclone-10GX-helloworld","owner":"micro-FPGA","isFork":true,"description":"Hello World with Intel Cyclone 10 GX","allTopics":[],"primaryLanguage":{"name":"Verilog","color":"#b2b7f8"},"pullRequestCount":0,"issueCount":0,"starsCount":0,"forksCount":2,"license":"Apache License 2.0","participation":null,"lastUpdated":{"hasBeenPushedTo":true,"timestamp":"2018-10-31T10:15:31.053Z"}}],"repositoryCount":34,"userInfo":null,"searchable":true,"definitions":[],"typeFilters":[{"id":"all","text":"All"},{"id":"public","text":"Public"},{"id":"source","text":"Sources"},{"id":"fork","text":"Forks"},{"id":"archived","text":"Archived"},{"id":"template","text":"Templates"}],"compactMode":false},"title":"micro-FPGA repositories"}