Skip to content

@cccriscv cccriscv

Change the repository type filter

All

    Repositories list

    26 repositories

    • mini-riscv-os

      Public
      Build a minimal multi-tasking OS kernel for RISC-V from scratch
      C
      •
      Other
      •74•403•1•1•Updated May 24, 2023May 24, 2023

    • linux012-rv

      Public
      Port linux 0.12 to RISC-V 64
      C
      •
      GNU General Public License v2.0
      •1•0•0•0•Updated May 15, 2023May 15, 2023

    • riscv_to_os_book

      Public
      在 RISC-V 處理器上設計作業系統 -- 程式碼+電子書
      C
      •6•31•0•0•Updated Jul 11, 2021Jul 11, 2021

    • srv32

      Public
      Simple 3-stage pipeline RISC-V processor
      C
      •
      MIT License
      •25•0•0•0•Updated Jun 3, 2021Jun 3, 2021

    • xv6-labs-2020

      Public
      A fork from git://g.csail.mit.edu/xv6-labs-2020
      C
      •
      Other
      •15•5•0•0•Updated Jan 9, 2021Jan 9, 2021

    • blog.mky.moe

      Public
      CSS
      •1•0•0•0•Updated Nov 25, 2020Nov 25, 2020

    • xv6-riscv-win

      Public
      Xv6 for RISC-V
      C
      •
      Other
      •2.7k•2•0•0•Updated Nov 23, 2020Nov 23, 2020

    • rvemu

      Public
      RISC-V emulator for CLI and Web written in Rust with WebAssembly. It supports xv6 and Linux (ongoing).
      Rust
      •
      MIT License
      •58•0•0•0•Updated Nov 14, 2020Nov 14, 2020

    • book.rvemu

      Public
      The book "Writing a RISC-V Emulator from Scratch in 10 Steps".
      MIT License
      •14•1•0•0•Updated Nov 13, 2020Nov 13, 2020

    • rvemu-for-book

      Public
      Reference implementation of a RISC-V emulator in Rust for the book "Writing a RISC-V Emulator from Scratch in 10 Steps".
      Rust
      •
      MIT License
      •26•0•0•0•Updated Nov 13, 2020Nov 13, 2020

    • opensbi

      Public
      RISC-V Open Source Supervisor Binary Interface
      C
      •
      Other
      •513•0•0•0•Updated Nov 11, 2020Nov 11, 2020

    • rv32emu-next

      Public
      RISC-V RV32I[MA] emulator with ELF support (WIP)
      C
      •
      MIT License
      •99•0•0•0•Updated Oct 29, 2020Oct 29, 2020

    • rCore-Tutorial

      Public
      Tutorial for rCore OS step by step (3rd edition)
      Rust
      •
      GNU General Public License v3.0
      •68•0•0•0•Updated Oct 1, 2020Oct 1, 2020

    • ucore_os_docs

      Public
      ucore os lab guide
      Python
      •311•0•0•0•Updated Sep 13, 2020Sep 13, 2020

    • os_kernel_lab

      Public
      OS kernel labs based on Rust Lang & RISC-V 64
      Rust
      •1.9k•0•0•0•Updated Jun 29, 2020Jun 29, 2020

    • xv6-riscv-fall19-1

      Public
      Solution to MIT 6.828 Fall19, with lab report at https://blog.mky.moe/mit6828/menu/
      C
      •23•0•0•0•Updated Jun 5, 2020Jun 5, 2020

    • xv6-riscv-fall19

      Public
      6.S081/6.828 lab repo for fall 2019
      C
      •
      Other
      •334•0•0•0•Updated Dec 23, 2019Dec 23, 2019

    • riscv-emu

      Public
      RISC-V system emulator
      C
      •
      MIT License
      •62•0•0•0•Updated Oct 27, 2019Oct 27, 2019

    • cinco

      Public
      Port of Arduino environment for Freedom E 300 Dev Kit & HiFive Board
      C++
      •21•0•0•0•Updated Sep 19, 2019Sep 19, 2019

    • Reindeer

      Public
      PulseRain Reindeer - RISCV RV32I[M] Soft CPU
      Verilog
      •
      Apache License 2.0
      •30•0•0•0•Updated Aug 28, 2019Aug 28, 2019

    • riscv-probe

      Public
      Simple machine mode program to probe RISC-V control and status registers
      C
      •
      Other
      •27•0•0•0•Updated May 15, 2019May 15, 2019

    • swieros

      Public
      A tiny hand crafted CPU emulator, C compiler, and Operating System
      C
      •
      GNU General Public License v2.0
      •116•0•0•0•Updated Apr 29, 2019Apr 29, 2019

    • FreeRTOS-RISCV

      Public
      A port of FreeRTOS for the RISC-V ISA
      C
      •42•0•0•0•Updated Apr 22, 2019Apr 22, 2019

    • c2riscv

      Public
      從 C 語言到 RISCV 處理器
      Assembly
      •2•22•0•0•Updated Jan 18, 2019Jan 18, 2019

    • RISCV-Simulator

      Public
      RISCV Simulator. Contains single cycle simulator, multiple cycle simulator and pipeline simulator.
      C++
      •2•3•0•0•Updated Nov 21, 2017Nov 21, 2017

    • ucorebook_code

      Public
      Building ucore OS step by step
      C
      •
      GNU General Public License v2.0
      •76•0•0•0•Updated Mar 7, 2015Mar 7, 2015