-
Notifications
You must be signed in to change notification settings - Fork 0
/
Reaper_Processor.qsf
executable file
·305 lines (303 loc) · 16 KB
/
Reaper_Processor.qsf
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018 Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors. Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 09:45:46 December 23, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
# Reaper_Processor_assignment_defaults.qdf
# If this file doesn't exist, see file:
# assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus Prime software
# and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #
set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE115F29C7
set_global_assignment -name TOP_LEVEL_ENTITY Reaper_Processor
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:45:46 DECEMBER 23, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "21.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "<None>"
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON
set_global_assignment -name SMART_RECOMPILE ON
set_global_assignment -name OPTIMIZATION_MODE "AGGRESSIVE AREA"
set_global_assignment -name CYCLONEII_OPTIMIZATION_TECHNIQUE AREA
set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS OFF
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MINIMUM
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER 0.1
set_global_assignment -name ROUTER_EFFORT_MULTIPLIER 0.25
set_global_assignment -name OPTIMIZE_HOLD_TIMING OFF
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING OFF
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING OFF
set_global_assignment -name OPTIMIZE_TIMING OFF
set_global_assignment -name OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING OFF
set_global_assignment -name IO_PLACEMENT_OPTIMIZATION OFF
set_global_assignment -name FITTER_EFFORT "FAST FIT"
set_global_assignment -name PHYSICAL_SYNTHESIS_EFFORT FAST
set_global_assignment -name OPTIMIZE_FOR_METASTABILITY OFF
set_global_assignment -name ALM_REGISTER_PACKING_EFFORT LOW
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION NEVER
set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION AUTOMATICALLY
set_global_assignment -name PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA OFF
set_location_assignment PIN_AB28 -to Raw_Input[0]
set_location_assignment PIN_AC28 -to Raw_Input[1]
set_location_assignment PIN_AC27 -to Raw_Input[2]
set_location_assignment PIN_AD27 -to Raw_Input[3]
set_location_assignment PIN_AB27 -to Raw_Input[4]
set_location_assignment PIN_AC26 -to Raw_Input[5]
set_location_assignment PIN_AD26 -to Raw_Input[6]
set_location_assignment PIN_AB26 -to Raw_Input[7]
set_location_assignment PIN_AC25 -to Raw_Input[8]
set_location_assignment PIN_AB25 -to Raw_Input[9]
set_location_assignment PIN_AC24 -to Raw_Input[10]
set_location_assignment PIN_AB24 -to Raw_Input[11]
set_location_assignment PIN_AB23 -to Raw_Input[12]
set_location_assignment PIN_AA24 -to Raw_Input[13]
set_location_assignment PIN_AA23 -to Raw_Input[14]
set_location_assignment PIN_AA22 -to Raw_Input[15]
set_location_assignment PIN_Y24 -to Raw_Input[16]
set_location_assignment PIN_Y23 -to Raw_Input[17]
set_location_assignment PIN_R24 -to Raw_Reset_I
set_location_assignment PIN_G18 -to Display0[0]
set_location_assignment PIN_F22 -to Display0[1]
set_location_assignment PIN_E17 -to Display0[2]
set_location_assignment PIN_L26 -to Display0[3]
set_location_assignment PIN_L25 -to Display0[4]
set_location_assignment PIN_J22 -to Display0[5]
set_location_assignment PIN_H22 -to Display0[6]
set_location_assignment PIN_M24 -to Display1[0]
set_location_assignment PIN_Y22 -to Display1[1]
set_location_assignment PIN_W21 -to Display1[2]
set_location_assignment PIN_W22 -to Display1[3]
set_location_assignment PIN_W25 -to Display1[4]
set_location_assignment PIN_U23 -to Display1[5]
set_location_assignment PIN_U24 -to Display1[6]
set_location_assignment PIN_AA25 -to Display2[0]
set_location_assignment PIN_AA26 -to Display2[1]
set_location_assignment PIN_Y25 -to Display2[2]
set_location_assignment PIN_W26 -to Display2[3]
set_location_assignment PIN_Y26 -to Display2[4]
set_location_assignment PIN_W27 -to Display2[5]
set_location_assignment PIN_W28 -to Display2[6]
set_location_assignment PIN_V21 -to Display3[0]
set_location_assignment PIN_U21 -to Display3[1]
set_location_assignment PIN_AB20 -to Display3[2]
set_location_assignment PIN_AA21 -to Display3[3]
set_location_assignment PIN_AD24 -to Display3[4]
set_location_assignment PIN_AF23 -to Display3[5]
set_location_assignment PIN_Y19 -to Display3[6]
set_location_assignment PIN_AB19 -to Display4[0]
set_location_assignment PIN_AA19 -to Display4[1]
set_location_assignment PIN_AG21 -to Display4[2]
set_location_assignment PIN_AH21 -to Display4[3]
set_location_assignment PIN_AE19 -to Display4[4]
set_location_assignment PIN_AF19 -to Display4[5]
set_location_assignment PIN_AE18 -to Display4[6]
set_location_assignment PIN_AD18 -to Display5[0]
set_location_assignment PIN_AC18 -to Display5[1]
set_location_assignment PIN_AB18 -to Display5[2]
set_location_assignment PIN_AH19 -to Display5[3]
set_location_assignment PIN_AG19 -to Display5[4]
set_location_assignment PIN_AF18 -to Display5[5]
set_location_assignment PIN_AH18 -to Display5[6]
set_location_assignment PIN_AA17 -to Display6[0]
set_location_assignment PIN_AB16 -to Display6[1]
set_location_assignment PIN_AA16 -to Display6[2]
set_location_assignment PIN_AB17 -to Display6[3]
set_location_assignment PIN_AB15 -to Display6[4]
set_location_assignment PIN_AA15 -to Display6[5]
set_location_assignment PIN_AC17 -to Display6[6]
set_location_assignment PIN_AD17 -to Display7[0]
set_location_assignment PIN_AE17 -to Display7[1]
set_location_assignment PIN_AG17 -to Display7[2]
set_location_assignment PIN_AH17 -to Display7[3]
set_location_assignment PIN_AF17 -to Display7[4]
set_location_assignment PIN_AG18 -to Display7[5]
set_location_assignment PIN_AA14 -to Display7[6]
set_location_assignment PIN_M23 -to Raw_Button_I
set_global_assignment -name VERILOG_INPUT_VERSION SYSTEMVERILOG_2005
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_location_assignment PIN_H15 -to Err_Out
set_location_assignment PIN_Y2 -to Fast_Clock
set_instance_assignment -name VIRTUAL_PIN ON -to DebugAX2
set_instance_assignment -name VIRTUAL_PIN ON -to DebugAX3
set_instance_assignment -name VIRTUAL_PIN ON -to DebugBR
set_instance_assignment -name VIRTUAL_PIN ON -to DebugCRT
set_instance_assignment -name VIRTUAL_PIN ON -to DebugCTX
set_instance_assignment -name VIRTUAL_PIN ON -to DebugGP
set_instance_assignment -name VIRTUAL_PIN ON -to DebugJMP
set_instance_assignment -name VIRTUAL_PIN ON -to DebugRA
set_instance_assignment -name VIRTUAL_PIN ON -to DebugRET
set_instance_assignment -name VIRTUAL_PIN ON -to DebugSP
set_instance_assignment -name VIRTUAL_PIN ON -to Instruction
set_instance_assignment -name VIRTUAL_PIN ON -to Mux_Stack_Out
set_instance_assignment -name VIRTUAL_PIN ON -to Debug_7Seg
set_instance_assignment -name VIRTUAL_PIN ON -to PC
set_instance_assignment -name VIRTUAL_PIN ON -to Proc_ID
set_instance_assignment -name VIRTUAL_PIN ON -to Context_PC
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT0
set_instance_assignment -name VIRTUAL_PIN ON -to DebugR0
set_instance_assignment -name VIRTUAL_PIN ON -to DebugK7
set_instance_assignment -name VIRTUAL_PIN ON -to DebugAX0
set_instance_assignment -name VIRTUAL_PIN ON -to DebugAX1
set_instance_assignment -name VIRTUAL_PIN ON -to DebugR1
set_instance_assignment -name VIRTUAL_PIN ON -to DebugR2
set_instance_assignment -name VIRTUAL_PIN ON -to DebugR3
set_instance_assignment -name VIRTUAL_PIN ON -to DebugR4
set_instance_assignment -name VIRTUAL_PIN ON -to DebugR5
set_instance_assignment -name VIRTUAL_PIN ON -to DebugR6
set_instance_assignment -name VIRTUAL_PIN ON -to DebugR7
set_instance_assignment -name VIRTUAL_PIN ON -to DebugR8
set_instance_assignment -name VIRTUAL_PIN ON -to DebugR9
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT1
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT2
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT3
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT4
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT5
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT6
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT7
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT8
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT9
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT10
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT11
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT12
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT13
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT14
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT15
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT16
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT17
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT18
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT19
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT20
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT21
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT22
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT23
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT24
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT25
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT26
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT27
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT28
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT29
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT30
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT31
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT32
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT33
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT34
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT35
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT36
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT37
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT38
set_instance_assignment -name VIRTUAL_PIN ON -to DebugT39
set_instance_assignment -name VIRTUAL_PIN ON -to DebugZERO
set_location_assignment PIN_H19 -to Halt
set_location_assignment PIN_G6 -to PS2_KB_Clk
set_location_assignment PIN_H5 -to PS2_KB_Data
set_instance_assignment -name VIRTUAL_PIN ON -to Debug_Kb_Byte
set_instance_assignment -name VIRTUAL_PIN ON -to Slow_Clock
set_instance_assignment -name VIRTUAL_PIN ON -to Change_Context
set_global_assignment -name ENABLE_SIGNALTAP ON
set_global_assignment -name USE_SIGNALTAP_FILE output_files/stp1.stp
set_location_assignment PIN_C13 -to VGA_VS
set_location_assignment PIN_G13 -to VGA_HS
set_location_assignment PIN_E12 -to VGA_Red[0]
set_location_assignment PIN_E11 -to VGA_Red[1]
set_location_assignment PIN_D10 -to VGA_Red[2]
set_location_assignment PIN_F12 -to VGA_Red[3]
set_location_assignment PIN_G10 -to VGA_Red[4]
set_location_assignment PIN_J12 -to VGA_Red[5]
set_location_assignment PIN_H8 -to VGA_Red[6]
set_location_assignment PIN_H10 -to VGA_Red[7]
set_location_assignment PIN_G8 -to VGA_Green[0]
set_location_assignment PIN_G11 -to VGA_Green[1]
set_location_assignment PIN_F8 -to VGA_Green[2]
set_location_assignment PIN_H12 -to VGA_Green[3]
set_location_assignment PIN_C8 -to VGA_Green[4]
set_location_assignment PIN_B8 -to VGA_Green[5]
set_location_assignment PIN_F10 -to VGA_Green[6]
set_location_assignment PIN_C9 -to VGA_Green[7]
set_location_assignment PIN_B10 -to VGA_Blue[0]
set_location_assignment PIN_A10 -to VGA_Blue[1]
set_location_assignment PIN_C11 -to VGA_Blue[2]
set_location_assignment PIN_B11 -to VGA_Blue[3]
set_location_assignment PIN_A11 -to VGA_Blue[4]
set_location_assignment PIN_C12 -to VGA_Blue[5]
set_location_assignment PIN_D11 -to VGA_Blue[6]
set_location_assignment PIN_D12 -to VGA_Blue[7]
set_location_assignment PIN_A12 -to VGA_Clk
set_location_assignment PIN_C10 -to VGA_Sync_N
set_location_assignment PIN_F11 -to VGA_Blank_N
set_global_assignment -name VERILOG_CONSTANT_LOOP_LIMIT 20000
set_global_assignment -name VERILOG_NON_CONSTANT_LOOP_LIMIT 20000
set_global_assignment -name SYNTHESIS_EFFORT FAST
set_global_assignment -name NUMBER_OF_REMOVED_REGISTERS_REPORTED 20000
set_global_assignment -name NUMBER_OF_SWEPT_NODES_REPORTED 20000
set_global_assignment -name ALLOW_REGISTER_MERGING ON
set_global_assignment -name ALLOW_REGISTER_DUPLICATION ON
set_global_assignment -name MUX_RESTRUCTURE ON
set_global_assignment -name REMOVE_DUPLICATE_REGISTERS ON
set_global_assignment -name ALLOW_REGISTER_RETIMING ON
set_global_assignment -name VERILOG_FILE VGA_Image_Processor.v
set_global_assignment -name VERILOG_FILE VGA_Signal_Generator.v
set_global_assignment -name VERILOG_FILE Mux.v
set_global_assignment -name VERILOG_FILE PS2.v
set_global_assignment -name VERILOG_FILE Stack_Reg.v
set_global_assignment -name VERILOG_FILE ROM.v
set_global_assignment -name VERILOG_FILE Reg_Bank.v
set_global_assignment -name VERILOG_FILE Reaper_Processor.v
set_global_assignment -name VERILOG_FILE RAM.v
set_global_assignment -name VERILOG_FILE Program_Counter.v
set_global_assignment -name VERILOG_FILE IO_Module.v
set_global_assignment -name VERILOG_FILE Extend_Imm.v
set_global_assignment -name VERILOG_FILE Debounce.v
set_global_assignment -name VERILOG_FILE Ctrl_Module.v
set_global_assignment -name VERILOG_FILE Clock_Manager.v
set_global_assignment -name VERILOG_FILE ALU.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_global_assignment -name QIP_FILE VGA_PLL.qip
set_global_assignment -name QIP_FILE VGA_Frame_Buffer.qip
set_global_assignment -name FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS ON
set_global_assignment -name QIP_FILE Fast_Clock.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top