-
Notifications
You must be signed in to change notification settings - Fork 0
/
ASMI.v
1672 lines (1656 loc) · 61 KB
/
ASMI.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
// megafunction wizard: %ALTASMI_PARALLEL%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altasmi_parallel
// ============================================================
// File Name: ASMI.v
// Megafunction Name(s):
// altasmi_parallel
//
// Simulation Library Files(s):
// altera_mf;cycloneii;lpm
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
// ************************************************************
//Copyright (C) 1991-2010 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Altera Program License
//Subscription Agreement, Altera MegaCore Function License
//Agreement, or other applicable license agreement, including,
//without limitation, that your use is for the sole purpose of
//programming logic devices manufactured by Altera and sold by
//Altera or its authorized distributors. Please refer to the
//applicable agreement for further details.
//altasmi_parallel CBX_AUTO_BLACKBOX="ALL" DEVICE_FAMILY="Cyclone III" EPCS_TYPE="EPCS16" PAGE_SIZE=256 PORT_BULK_ERASE="PORT_USED" PORT_FAST_READ="PORT_UNUSED" PORT_ILLEGAL_ERASE="PORT_USED" PORT_ILLEGAL_WRITE="PORT_USED" PORT_RDID_OUT="PORT_UNUSED" PORT_READ_ADDRESS="PORT_UNUSED" PORT_READ_RDID="PORT_UNUSED" PORT_READ_SID="PORT_USED" PORT_READ_STATUS="PORT_UNUSED" PORT_SECTOR_ERASE="PORT_USED" PORT_SECTOR_PROTECT="PORT_USED" PORT_SHIFT_BYTES="PORT_USED" PORT_WREN="PORT_USED" PORT_WRITE="PORT_USED" USE_EAB="ON" addr bulk_erase busy clkin data_valid datain dataout epcs_id illegal_erase illegal_write rden read read_sid sector_erase sector_protect shift_bytes wren write INTENDED_DEVICE_FAMILY="Cyclone III" ALTERA_INTERNAL_OPTIONS=SUPPRESS_DA_RULE_INTERNAL=C106
//VERSION_BEGIN 9.1SP2 cbx_a_gray2bin 2010:03:24:20:43:42:SJ cbx_a_graycounter 2010:03:24:20:43:42:SJ cbx_altasmi_parallel 2010:03:24:20:43:42:SJ cbx_altdpram 2010:03:24:20:43:42:SJ cbx_altsyncram 2010:03:24:20:43:42:SJ cbx_cyclone 2010:03:24:20:43:43:SJ cbx_cycloneii 2010:03:24:20:43:43:SJ cbx_fifo_common 2010:03:24:20:43:42:SJ cbx_lpm_add_sub 2010:03:24:20:43:43:SJ cbx_lpm_compare 2010:03:24:20:43:43:SJ cbx_lpm_counter 2010:03:24:20:43:43:SJ cbx_lpm_decode 2010:03:24:20:43:43:SJ cbx_lpm_mux 2010:03:24:20:43:43:SJ cbx_mgl 2010:03:24:21:01:05:SJ cbx_scfifo 2010:03:24:20:43:43:SJ cbx_stratix 2010:03:24:20:43:43:SJ cbx_stratixii 2010:03:24:20:43:43:SJ cbx_stratixiii 2010:03:24:20:43:43:SJ cbx_util_mgl 2010:03:24:20:43:43:SJ VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463
//synthesis_resources = a_graycounter 5 cycloneii_asmiblock 1 lpm_compare 2 lpm_counter 2 lut 76 mux21 1 reg 134
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
(* ALTERA_ATTRIBUTE = {"SUPPRESS_DA_RULE_INTERNAL=C106"} *)
module ASMI_altasmi_parallel_cv82
(
addr,
bulk_erase,
busy,
clkin,
data_valid,
datain,
dataout,
epcs_id,
illegal_erase,
illegal_write,
rden,
read,
read_sid,
sector_erase,
sector_protect,
shift_bytes,
wren,
write) /* synthesis synthesis_clearbox=2 */;
input [23:0] addr;
input bulk_erase;
output busy;
input clkin;
output data_valid;
input [7:0] datain;
output [7:0] dataout;
output [7:0] epcs_id;
output illegal_erase;
output illegal_write;
input rden;
input read;
input read_sid;
input sector_erase;
input sector_protect;
input shift_bytes;
input wren;
input write;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
tri0 bulk_erase;
tri0 [7:0] datain;
tri0 read;
tri0 read_sid;
tri0 sector_erase;
tri0 sector_protect;
tri0 shift_bytes;
tri1 wren;
tri0 write;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif
wire [2:0] wire_addbyte_cntr_q;
wire [2:0] wire_gen_cntr_q;
wire [1:0] wire_spstage_cntr_q;
wire [1:0] wire_stage_cntr_q;
wire [1:0] wire_wrstage_cntr_q;
wire wire_cycloneii_asmiblock2_data0out;
reg add_msb_reg;
wire wire_add_msb_reg_ena;
wire [23:0] wire_addr_reg_d;
reg [23:0] addr_reg;
wire [23:0] wire_addr_reg_ena;
wire [7:0] wire_asmi_opcode_reg_d;
reg [7:0] asmi_opcode_reg;
wire [7:0] wire_asmi_opcode_reg_ena;
reg buf_empty_reg;
reg bulk_erase_reg;
wire wire_bulk_erase_reg_ena;
reg busy_det_reg;
reg clr_addmsb_reg;
reg clr_endrbyte_reg;
reg clr_read_reg;
reg clr_read_reg2;
reg clr_rstat_reg;
reg clr_rstat_reg2;
reg clr_secprot_reg;
reg clr_secprot_reg2;
reg clr_sid_reg;
reg clr_sid_reg2;
reg clr_write_reg;
reg clr_write_reg2;
reg cnt_bfend_reg;
reg do_wrmemadd_reg;
reg dvalid_reg;
wire wire_dvalid_reg_ena;
reg dvalid_reg2;
reg end1_cyc_reg;
reg end1_cyc_reg2;
reg end_op_hdlyreg;
reg end_op_reg;
reg end_opfdly_reg;
reg end_pgwrop_reg;
wire wire_end_pgwrop_reg_ena;
reg end_rbyte_reg;
wire wire_end_rbyte_reg_ena;
reg end_read_reg;
reg [7:0] epcs_id_reg2;
reg ill_erase_reg;
reg ill_write_reg;
reg max_cnt_reg;
reg maxcnt_shift_reg;
reg maxcnt_shift_reg2;
reg ncs_reg;
wire wire_ncs_reg_ena;
wire [7:0] wire_pgwrbuf_dataout_d;
reg [7:0] pgwrbuf_dataout;
wire [7:0] wire_pgwrbuf_dataout_ena;
reg read_bufdly_reg;
wire [7:0] wire_read_data_reg_d;
reg [7:0] read_data_reg;
wire [7:0] wire_read_data_reg_ena;
wire [7:0] wire_read_dout_reg_d;
reg [7:0] read_dout_reg;
wire [7:0] wire_read_dout_reg_ena;
reg read_reg;
wire wire_read_reg_ena;
reg read_sid_reg;
reg sec_erase_reg;
wire wire_sec_erase_reg_ena;
reg sec_prot_reg;
wire wire_sec_prot_reg_ena;
reg shftpgwr_data_reg;
reg shift_op_reg;
reg sprot_rstat_reg;
reg stage2_reg;
reg stage3_dly_reg;
reg stage3_reg;
reg stage4_reg;
reg start_sppoll_reg;
wire wire_start_sppoll_reg_ena;
reg start_sppoll_reg2;
reg start_wrpoll_reg;
wire wire_start_wrpoll_reg_ena;
reg start_wrpoll_reg2;
wire [7:0] wire_statreg_int_d;
reg [7:0] statreg_int;
wire [7:0] wire_statreg_int_ena;
reg streg_datain_reg;
wire wire_streg_datain_reg_ena;
reg write_prot_reg;
wire wire_write_prot_reg_ena;
reg write_reg;
wire wire_write_reg_ena;
reg write_rstat_reg;
wire [7:0] wire_wrstat_dreg_d;
reg [7:0] wrstat_dreg;
wire [7:0] wire_wrstat_dreg_ena;
wire wire_cmpr4_aeb;
wire wire_cmpr5_aeb;
wire [8:0] wire_pgwr_data_cntr_q;
wire [8:0] wire_pgwr_read_cntr_q;
wire wire_mux211_dataout;
wire [7:0] wire_scfifo3_q;
wire be_write_prot;
wire [7:0] berase_opcode;
wire bp0_wire;
wire bp1_wire;
wire bp2_wire;
wire buf_empty;
wire bulk_erase_wire;
wire busy_wire;
wire clkin_wire;
wire clr_read_wire;
wire clr_rstat_wire;
wire clr_secprot_wire;
wire clr_sid_wire;
wire clr_write_wire;
wire data0out_wire;
wire data_valid_wire;
wire do_bulk_erase;
wire do_fast_read;
wire do_memadd;
wire do_polling;
wire do_read;
wire do_read_rdid;
wire do_read_sid;
wire do_read_stat;
wire do_sec_erase;
wire do_sec_prot;
wire do_secprot_wren;
wire do_sprot_polling;
wire do_sprot_rstat;
wire do_wren;
wire do_write;
wire do_write_polling;
wire do_write_rstat;
wire do_write_wren;
wire dummy_read_buf;
wire end1_cyc_normal_in_wire;
wire end1_cyc_reg_in_wire;
wire end_add_cycle;
wire end_fast_read;
wire end_one_cyc_pos;
wire end_one_cycle;
wire end_operation;
wire end_opfdly;
wire end_ophdly;
wire end_pgwr_data;
wire end_read;
wire end_read_byte;
wire end_wrstage;
wire [7:0] fast_read_opcode;
wire fast_read_wire;
wire ill_erase_wire;
wire ill_write_wire;
wire illegal_erase_b4out_wire;
wire illegal_write_b4out_wire;
wire in_operation;
wire load_opcode;
wire memadd_sdoin;
wire not_busy;
wire oe_wire;
wire [8:0] page_size_wire;
wire [8:0] pagewr_buf_not_empty;
wire rden_wire;
wire [7:0] rdid_opcode;
wire reach_max_cnt;
wire read_buf;
wire read_bufdly;
wire [7:0] read_opcode;
wire read_rdid_wire;
wire read_sid_wire;
wire read_status_wire;
wire read_wire;
wire [7:0] rsid_opcode;
wire rsid_sdoin;
wire [7:0] rstat_opcode;
wire scein_wire;
wire sdoin_wire;
wire sec_erase_wire;
wire sec_protect_wire;
wire [7:0] secprot_opcode;
wire secprot_sdoin;
wire [7:0] serase_opcode;
wire shift_bytes_wire;
wire shift_opcode;
wire shift_opdata;
wire shift_pgwr_data;
wire sid_load;
wire st_busy_wire;
wire stage2_wire;
wire stage3_wire;
wire stage4_wire;
wire start_poll;
wire start_sppoll;
wire start_wrpoll;
wire to_sdoin_wire;
wire [7:0] wren_opcode;
wire wren_wire;
wire [7:0] write_opcode;
wire write_prot_true;
wire write_sdoin;
wire write_wire;
a_graycounter addbyte_cntr
(
.aclr(end_operation),
.clk_en((((wire_stage_cntr_q[1] & wire_stage_cntr_q[0]) & end_one_cyc_pos) & (((((do_read_sid | do_read) | do_fast_read) | do_write) | do_sec_erase) | do_read_rdid))),
.clock((~ clkin_wire)),
.q(wire_addbyte_cntr_q),
.qbin()
`ifndef FORMAL_VERIFICATION
// synopsys translate_off
`endif
,
.cnt_en(1'b1),
.sclr(1'b0),
.updown(1'b1)
`ifndef FORMAL_VERIFICATION
// synopsys translate_on
`endif
);
defparam
addbyte_cntr.width = 3,
addbyte_cntr.lpm_type = "a_graycounter";
a_graycounter gen_cntr
(
.aclr(end_one_cycle),
.clk_en((in_operation & (~ end_ophdly))),
.clock(clkin_wire),
.q(wire_gen_cntr_q),
.qbin()
`ifndef FORMAL_VERIFICATION
// synopsys translate_off
`endif
,
.cnt_en(1'b1),
.sclr(1'b0),
.updown(1'b1)
`ifndef FORMAL_VERIFICATION
// synopsys translate_on
`endif
);
defparam
gen_cntr.width = 3,
gen_cntr.lpm_type = "a_graycounter";
a_graycounter spstage_cntr
(
.aclr(clr_secprot_wire),
.clk_en((do_sec_prot & end_operation)),
.clock((~ clkin_wire)),
.q(wire_spstage_cntr_q),
.qbin()
`ifndef FORMAL_VERIFICATION
// synopsys translate_off
`endif
,
.cnt_en(1'b1),
.sclr(1'b0),
.updown(1'b1)
`ifndef FORMAL_VERIFICATION
// synopsys translate_on
`endif
);
defparam
spstage_cntr.width = 2,
spstage_cntr.lpm_type = "a_graycounter";
a_graycounter stage_cntr
(
.aclr(end_ophdly),
.clk_en(((((((((((in_operation & end_one_cycle) & (~ (stage3_wire & (~ end_add_cycle)))) & (~ (stage4_wire & (~ end_read)))) & (~ (stage4_wire & (~ end_fast_read)))) & (~ (((do_write | do_sec_erase) | do_bulk_erase) & write_prot_true))) & (~ (do_write & (~ pagewr_buf_not_empty[8])))) & (~ (stage3_wire & st_busy_wire))) & (~ ((do_write & shift_pgwr_data) & (~ end_pgwr_data)))) & (~ (stage2_wire & do_wren))) & (~ ((((stage3_wire & do_sec_erase) & (~ do_wren)) & (~ do_read_stat)) & (~ do_read_rdid))))),
.clock(clkin_wire),
.q(wire_stage_cntr_q),
.qbin()
`ifndef FORMAL_VERIFICATION
// synopsys translate_off
`endif
,
.cnt_en(1'b1),
.sclr(1'b0),
.updown(1'b1)
`ifndef FORMAL_VERIFICATION
// synopsys translate_on
`endif
);
defparam
stage_cntr.width = 2,
stage_cntr.lpm_type = "a_graycounter";
a_graycounter wrstage_cntr
(
.aclr(clr_write_wire),
.clk_en((((((do_write | do_sec_erase) | do_bulk_erase) & end_wrstage) & (~ write_prot_true)) & (~ st_busy_wire))),
.clock((~ clkin_wire)),
.q(wire_wrstage_cntr_q),
.qbin()
`ifndef FORMAL_VERIFICATION
// synopsys translate_off
`endif
,
.cnt_en(1'b1),
.sclr(1'b0),
.updown(1'b1)
`ifndef FORMAL_VERIFICATION
// synopsys translate_on
`endif
);
defparam
wrstage_cntr.width = 2,
wrstage_cntr.lpm_type = "a_graycounter";
cycloneii_asmiblock cycloneii_asmiblock2
(
.data0out(wire_cycloneii_asmiblock2_data0out),
.dclkin(clkin_wire),
.oe(oe_wire),
.scein(scein_wire),
.sdoin(sdoin_wire));
// synopsys translate_off
initial
add_msb_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge clr_addmsb_reg)
if (clr_addmsb_reg == 1'b1) add_msb_reg <= 1'b0;
else if (wire_add_msb_reg_ena == 1'b1) add_msb_reg <= addr_reg[23];
assign
wire_add_msb_reg_ena = ((((((do_read | do_fast_read) | do_write) | do_sec_erase) & (~ ((do_write | do_sec_erase) & (~ do_memadd)))) & wire_stage_cntr_q[1]) & wire_stage_cntr_q[0]);
// synopsys translate_off
initial
addr_reg[0:0] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[0:0] == 1'b1) addr_reg[0:0] <= wire_addr_reg_d[0:0];
// synopsys translate_off
initial
addr_reg[1:1] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[1:1] == 1'b1) addr_reg[1:1] <= wire_addr_reg_d[1:1];
// synopsys translate_off
initial
addr_reg[2:2] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[2:2] == 1'b1) addr_reg[2:2] <= wire_addr_reg_d[2:2];
// synopsys translate_off
initial
addr_reg[3:3] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[3:3] == 1'b1) addr_reg[3:3] <= wire_addr_reg_d[3:3];
// synopsys translate_off
initial
addr_reg[4:4] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[4:4] == 1'b1) addr_reg[4:4] <= wire_addr_reg_d[4:4];
// synopsys translate_off
initial
addr_reg[5:5] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[5:5] == 1'b1) addr_reg[5:5] <= wire_addr_reg_d[5:5];
// synopsys translate_off
initial
addr_reg[6:6] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[6:6] == 1'b1) addr_reg[6:6] <= wire_addr_reg_d[6:6];
// synopsys translate_off
initial
addr_reg[7:7] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[7:7] == 1'b1) addr_reg[7:7] <= wire_addr_reg_d[7:7];
// synopsys translate_off
initial
addr_reg[8:8] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[8:8] == 1'b1) addr_reg[8:8] <= wire_addr_reg_d[8:8];
// synopsys translate_off
initial
addr_reg[9:9] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[9:9] == 1'b1) addr_reg[9:9] <= wire_addr_reg_d[9:9];
// synopsys translate_off
initial
addr_reg[10:10] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[10:10] == 1'b1) addr_reg[10:10] <= wire_addr_reg_d[10:10];
// synopsys translate_off
initial
addr_reg[11:11] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[11:11] == 1'b1) addr_reg[11:11] <= wire_addr_reg_d[11:11];
// synopsys translate_off
initial
addr_reg[12:12] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[12:12] == 1'b1) addr_reg[12:12] <= wire_addr_reg_d[12:12];
// synopsys translate_off
initial
addr_reg[13:13] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[13:13] == 1'b1) addr_reg[13:13] <= wire_addr_reg_d[13:13];
// synopsys translate_off
initial
addr_reg[14:14] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[14:14] == 1'b1) addr_reg[14:14] <= wire_addr_reg_d[14:14];
// synopsys translate_off
initial
addr_reg[15:15] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[15:15] == 1'b1) addr_reg[15:15] <= wire_addr_reg_d[15:15];
// synopsys translate_off
initial
addr_reg[16:16] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[16:16] == 1'b1) addr_reg[16:16] <= wire_addr_reg_d[16:16];
// synopsys translate_off
initial
addr_reg[17:17] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[17:17] == 1'b1) addr_reg[17:17] <= wire_addr_reg_d[17:17];
// synopsys translate_off
initial
addr_reg[18:18] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[18:18] == 1'b1) addr_reg[18:18] <= wire_addr_reg_d[18:18];
// synopsys translate_off
initial
addr_reg[19:19] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[19:19] == 1'b1) addr_reg[19:19] <= wire_addr_reg_d[19:19];
// synopsys translate_off
initial
addr_reg[20:20] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[20:20] == 1'b1) addr_reg[20:20] <= wire_addr_reg_d[20:20];
// synopsys translate_off
initial
addr_reg[21:21] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[21:21] == 1'b1) addr_reg[21:21] <= wire_addr_reg_d[21:21];
// synopsys translate_off
initial
addr_reg[22:22] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[22:22] == 1'b1) addr_reg[22:22] <= wire_addr_reg_d[22:22];
// synopsys translate_off
initial
addr_reg[23:23] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_addr_reg_ena[23:23] == 1'b1) addr_reg[23:23] <= wire_addr_reg_d[23:23];
assign
wire_addr_reg_d = {(({23{not_busy}} & addr[23:1]) | ({23{stage3_wire}} & addr_reg[22:0])), (not_busy & addr[0])};
assign
wire_addr_reg_ena = {24{(((rden_wire | wren_wire) & not_busy) | (stage3_wire & ((((do_write | do_sec_erase) & do_memadd) | do_read) | do_fast_read)))}};
// synopsys translate_off
initial
asmi_opcode_reg[0:0] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_asmi_opcode_reg_ena[0:0] == 1'b1) asmi_opcode_reg[0:0] <= wire_asmi_opcode_reg_d[0:0];
// synopsys translate_off
initial
asmi_opcode_reg[1:1] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_asmi_opcode_reg_ena[1:1] == 1'b1) asmi_opcode_reg[1:1] <= wire_asmi_opcode_reg_d[1:1];
// synopsys translate_off
initial
asmi_opcode_reg[2:2] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_asmi_opcode_reg_ena[2:2] == 1'b1) asmi_opcode_reg[2:2] <= wire_asmi_opcode_reg_d[2:2];
// synopsys translate_off
initial
asmi_opcode_reg[3:3] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_asmi_opcode_reg_ena[3:3] == 1'b1) asmi_opcode_reg[3:3] <= wire_asmi_opcode_reg_d[3:3];
// synopsys translate_off
initial
asmi_opcode_reg[4:4] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_asmi_opcode_reg_ena[4:4] == 1'b1) asmi_opcode_reg[4:4] <= wire_asmi_opcode_reg_d[4:4];
// synopsys translate_off
initial
asmi_opcode_reg[5:5] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_asmi_opcode_reg_ena[5:5] == 1'b1) asmi_opcode_reg[5:5] <= wire_asmi_opcode_reg_d[5:5];
// synopsys translate_off
initial
asmi_opcode_reg[6:6] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_asmi_opcode_reg_ena[6:6] == 1'b1) asmi_opcode_reg[6:6] <= wire_asmi_opcode_reg_d[6:6];
// synopsys translate_off
initial
asmi_opcode_reg[7:7] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_asmi_opcode_reg_ena[7:7] == 1'b1) asmi_opcode_reg[7:7] <= wire_asmi_opcode_reg_d[7:7];
assign
wire_asmi_opcode_reg_d = {((((((((((({7{(load_opcode & do_read_sid)}} & rsid_opcode[7:1]) | ({7{(load_opcode & do_read_rdid)}} & rdid_opcode[7:1])) | ({7{(((load_opcode & do_sec_prot) & (~ do_wren)) & (~ do_read_stat))}} & secprot_opcode[7:1])) | ({7{(load_opcode & do_read)}} & read_opcode[7:1])) | ({7{(load_opcode & do_fast_read)}} & fast_read_opcode[7:1])) | ({7{(load_opcode & ((do_write & (~ do_read_stat)) & (~ do_wren)))}} & write_opcode[7:1])) | ({7{(load_opcode & do_read_stat)}} & rstat_opcode[7:1])) | ({7{(((load_opcode & do_sec_erase) & (~ do_wren)) & (~ do_read_stat))}} & serase_opcode[7:1])) | ({7{(((load_opcode & do_bulk_erase) & (~ do_wren)) & (~ do_read_stat))}} & berase_opcode[7:1])) | ({7{(load_opcode & do_wren)}} & wren_opcode[7:1])) | ({7{shift_opcode}} & asmi_opcode_reg[6:0])), (((((((((((load_opcode & do_read_sid) & rsid_opcode[0]) | ((load_opcode & do_read_rdid) & rdid_opcode[0])) | ((((load_opcode & do_sec_prot) & (~ do_wren)) & (~ do_read_stat)) & secprot_opcode[0])) | ((load_opcode & do_read) & read_opcode[0])) | ((load_opcode & do_fast_read) & fast_read_opcode[0])) | ((load_opcode & ((do_write & (~ do_read_stat)) & (~ do_wren))) & write_opcode[0])) | ((load_opcode & do_read_stat) & rstat_opcode[0])) | ((((load_opcode & do_sec_erase) & (~ do_wren)) & (~ do_read_stat)) & serase_opcode[0])) | ((((load_opcode & do_bulk_erase) & (~ do_wren)) & (~ do_read_stat)) & berase_opcode[0])) | ((load_opcode & do_wren) & wren_opcode[0]))};
assign
wire_asmi_opcode_reg_ena = {8{(load_opcode | shift_opcode)}};
// synopsys translate_off
initial
buf_empty_reg = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
buf_empty_reg <= wire_cmpr5_aeb;
// synopsys translate_off
initial
bulk_erase_reg = 0;
// synopsys translate_on
always @ ( posedge clkin_wire or posedge clr_write_wire)
if (clr_write_wire == 1'b1) bulk_erase_reg <= 1'b0;
else if (wire_bulk_erase_reg_ena == 1'b1) bulk_erase_reg <= bulk_erase;
assign
wire_bulk_erase_reg_ena = ((~ busy_wire) & wren_wire);
// synopsys translate_off
initial
busy_det_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
busy_det_reg <= (~ busy_wire);
// synopsys translate_off
initial
clr_addmsb_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
clr_addmsb_reg <= (((((wire_stage_cntr_q[1] & (~ wire_stage_cntr_q[0])) & end_add_cycle) & end_one_cyc_pos) | (((~ do_read) & (~ do_fast_read)) & clr_write_wire)) | (((do_sec_erase & (~ do_wren)) & (~ do_read_stat)) & end_operation));
// synopsys translate_off
initial
clr_endrbyte_reg = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
clr_endrbyte_reg <= (((((do_read | do_fast_read) & (~ wire_gen_cntr_q[2])) & wire_gen_cntr_q[1]) & wire_gen_cntr_q[0]) | clr_read_wire);
// synopsys translate_off
initial
clr_read_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
clr_read_reg <= ((end_operation | do_read_sid) | do_sec_prot);
// synopsys translate_off
initial
clr_read_reg2 = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
clr_read_reg2 <= clr_read_reg;
// synopsys translate_off
initial
clr_rstat_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
clr_rstat_reg <= ((end_operation | do_read_sid) | do_read);
// synopsys translate_off
initial
clr_rstat_reg2 = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
clr_rstat_reg2 <= clr_rstat_reg;
// synopsys translate_off
initial
clr_secprot_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
clr_secprot_reg <= (((wire_spstage_cntr_q[1] & wire_spstage_cntr_q[0]) & end_operation) | do_read_sid);
// synopsys translate_off
initial
clr_secprot_reg2 = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
clr_secprot_reg2 <= clr_secprot_reg;
// synopsys translate_off
initial
clr_sid_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
clr_sid_reg <= end_operation;
// synopsys translate_off
initial
clr_sid_reg2 = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
clr_sid_reg2 <= clr_sid_reg;
// synopsys translate_off
initial
clr_write_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
clr_write_reg <= ((((((((((((do_write | do_sec_erase) | do_bulk_erase) & wire_wrstage_cntr_q[1]) & (~ wire_wrstage_cntr_q[0])) & end_operation) | write_prot_true) | (do_write & (~ pagewr_buf_not_empty[8]))) | ((((~ do_write) & (~ do_sec_erase)) & (~ do_bulk_erase)) & end_operation)) | do_read_sid) | do_sec_prot) | do_read) | do_fast_read);
// synopsys translate_off
initial
clr_write_reg2 = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
clr_write_reg2 <= clr_write_reg;
// synopsys translate_off
initial
cnt_bfend_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
cnt_bfend_reg <= ((wire_gen_cntr_q[2] & (~ wire_gen_cntr_q[1])) & wire_gen_cntr_q[0]);
// synopsys translate_off
initial
do_wrmemadd_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
do_wrmemadd_reg <= (wire_wrstage_cntr_q[1] & wire_wrstage_cntr_q[0]);
// synopsys translate_off
initial
dvalid_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge end_operation)
if (end_operation == 1'b1) dvalid_reg <= 1'b0;
else if (wire_dvalid_reg_ena == 1'b1) dvalid_reg <= (end_read_byte & end_one_cyc_pos);
assign
wire_dvalid_reg_ena = (do_read | do_fast_read);
// synopsys translate_off
initial
dvalid_reg2 = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
dvalid_reg2 <= dvalid_reg;
// synopsys translate_off
initial
end1_cyc_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
end1_cyc_reg <= end1_cyc_reg_in_wire;
// synopsys translate_off
initial
end1_cyc_reg2 = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
end1_cyc_reg2 <= end_one_cycle;
// synopsys translate_off
initial
end_op_hdlyreg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
end_op_hdlyreg <= end_operation;
// synopsys translate_off
initial
end_op_reg = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
end_op_reg <= (((((((((((wire_stage_cntr_q[1] & (~ wire_stage_cntr_q[0])) & ((((((~ do_read) & (~ do_fast_read)) & (~ (do_write & shift_pgwr_data))) & end_one_cycle) | (do_read & end_read)) | (do_fast_read & end_fast_read))) | ((((wire_stage_cntr_q[1] & wire_stage_cntr_q[0]) & do_read_stat) & end_one_cycle) & (~ do_polling))) | ((((((wire_stage_cntr_q[1] & wire_stage_cntr_q[0]) & do_read_rdid) & end_one_cycle) & wire_addbyte_cntr_q[2]) & wire_addbyte_cntr_q[1]) & wire_addbyte_cntr_q[0])) | (((start_poll & do_read_stat) & do_polling) & (~ st_busy_wire))) | ((((~ wire_stage_cntr_q[1]) & wire_stage_cntr_q[0]) & (do_wren | (do_bulk_erase & (~ do_read_stat)))) & end_one_cycle)) | (((do_write | do_sec_erase) | do_bulk_erase) & write_prot_true)) | ((do_write & shift_pgwr_data) & end_pgwr_data)) | (do_write & (~ pagewr_buf_not_empty[8]))) | (((((wire_stage_cntr_q[1] & wire_stage_cntr_q[0]) & do_sec_prot) & (~ do_wren)) & (~ do_read_stat)) & end_one_cycle)) | ((((((wire_stage_cntr_q[1] & wire_stage_cntr_q[0]) & do_sec_erase) & (~ do_wren)) & (~ do_read_stat)) & end_add_cycle) & end_one_cycle));
// synopsys translate_off
initial
end_opfdly_reg = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
end_opfdly_reg <= end_operation;
// synopsys translate_off
initial
end_pgwrop_reg = 0;
// synopsys translate_on
always @ ( posedge clkin_wire or posedge clr_write_wire)
if (clr_write_wire == 1'b1) end_pgwrop_reg <= 1'b0;
else if (wire_end_pgwrop_reg_ena == 1'b1) end_pgwrop_reg <= buf_empty;
assign
wire_end_pgwrop_reg_ena = ((cnt_bfend_reg & do_write) & shift_pgwr_data);
// synopsys translate_off
initial
end_rbyte_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge clr_endrbyte_reg)
if (clr_endrbyte_reg == 1'b1) end_rbyte_reg <= 1'b0;
else if (wire_end_rbyte_reg_ena == 1'b1) end_rbyte_reg <= (((do_read | do_fast_read) & wire_stage_cntr_q[1]) & (~ wire_stage_cntr_q[0]));
assign
wire_end_rbyte_reg_ena = ((wire_gen_cntr_q[2] & (~ wire_gen_cntr_q[1])) & wire_gen_cntr_q[0]);
// synopsys translate_off
initial
end_read_reg = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
end_read_reg <= ((((~ rden_wire) & (do_read | do_fast_read)) & data_valid_wire) & end_read_byte);
// synopsys translate_off
initial
epcs_id_reg2 = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (sid_load == 1'b1) epcs_id_reg2 <= {read_dout_reg[7:0]};
// synopsys translate_off
initial
ill_erase_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
ill_erase_reg <= illegal_erase_b4out_wire;
// synopsys translate_off
initial
ill_write_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
ill_write_reg <= illegal_write_b4out_wire;
// synopsys translate_off
initial
max_cnt_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
max_cnt_reg <= wire_cmpr4_aeb;
// synopsys translate_off
initial
maxcnt_shift_reg = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
maxcnt_shift_reg <= (((reach_max_cnt & shift_bytes_wire) & wren_wire) & (~ do_write));
// synopsys translate_off
initial
maxcnt_shift_reg2 = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
maxcnt_shift_reg2 <= maxcnt_shift_reg;
// synopsys translate_off
initial
ncs_reg = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge end_ophdly)
if (end_ophdly == 1'b1) ncs_reg <= 1'b0;
else if (wire_ncs_reg_ena == 1'b1) ncs_reg <= 1'b1;
assign
wire_ncs_reg_ena = (((~ wire_stage_cntr_q[1]) & wire_stage_cntr_q[0]) & end_one_cyc_pos);
// synopsys translate_off
initial
pgwrbuf_dataout[0:0] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge clr_write_wire)
if (clr_write_wire == 1'b1) pgwrbuf_dataout[0:0] <= 1'b0;
else if (wire_pgwrbuf_dataout_ena[0:0] == 1'b1) pgwrbuf_dataout[0:0] <= wire_pgwrbuf_dataout_d[0:0];
// synopsys translate_off
initial
pgwrbuf_dataout[1:1] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge clr_write_wire)
if (clr_write_wire == 1'b1) pgwrbuf_dataout[1:1] <= 1'b0;
else if (wire_pgwrbuf_dataout_ena[1:1] == 1'b1) pgwrbuf_dataout[1:1] <= wire_pgwrbuf_dataout_d[1:1];
// synopsys translate_off
initial
pgwrbuf_dataout[2:2] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge clr_write_wire)
if (clr_write_wire == 1'b1) pgwrbuf_dataout[2:2] <= 1'b0;
else if (wire_pgwrbuf_dataout_ena[2:2] == 1'b1) pgwrbuf_dataout[2:2] <= wire_pgwrbuf_dataout_d[2:2];
// synopsys translate_off
initial
pgwrbuf_dataout[3:3] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge clr_write_wire)
if (clr_write_wire == 1'b1) pgwrbuf_dataout[3:3] <= 1'b0;
else if (wire_pgwrbuf_dataout_ena[3:3] == 1'b1) pgwrbuf_dataout[3:3] <= wire_pgwrbuf_dataout_d[3:3];
// synopsys translate_off
initial
pgwrbuf_dataout[4:4] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge clr_write_wire)
if (clr_write_wire == 1'b1) pgwrbuf_dataout[4:4] <= 1'b0;
else if (wire_pgwrbuf_dataout_ena[4:4] == 1'b1) pgwrbuf_dataout[4:4] <= wire_pgwrbuf_dataout_d[4:4];
// synopsys translate_off
initial
pgwrbuf_dataout[5:5] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge clr_write_wire)
if (clr_write_wire == 1'b1) pgwrbuf_dataout[5:5] <= 1'b0;
else if (wire_pgwrbuf_dataout_ena[5:5] == 1'b1) pgwrbuf_dataout[5:5] <= wire_pgwrbuf_dataout_d[5:5];
// synopsys translate_off
initial
pgwrbuf_dataout[6:6] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge clr_write_wire)
if (clr_write_wire == 1'b1) pgwrbuf_dataout[6:6] <= 1'b0;
else if (wire_pgwrbuf_dataout_ena[6:6] == 1'b1) pgwrbuf_dataout[6:6] <= wire_pgwrbuf_dataout_d[6:6];
// synopsys translate_off
initial
pgwrbuf_dataout[7:7] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire or posedge clr_write_wire)
if (clr_write_wire == 1'b1) pgwrbuf_dataout[7:7] <= 1'b0;
else if (wire_pgwrbuf_dataout_ena[7:7] == 1'b1) pgwrbuf_dataout[7:7] <= wire_pgwrbuf_dataout_d[7:7];
assign
wire_pgwrbuf_dataout_d = {(({7{read_bufdly}} & wire_scfifo3_q[7:1]) | ({7{(~ read_bufdly)}} & pgwrbuf_dataout[6:0])), (read_bufdly & wire_scfifo3_q[0])};
assign
wire_pgwrbuf_dataout_ena = {8{(read_bufdly | shift_pgwr_data)}};
// synopsys translate_off
initial
read_bufdly_reg = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
read_bufdly_reg <= read_buf;
// synopsys translate_off
initial
read_data_reg[0:0] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_read_data_reg_ena[0:0] == 1'b1) read_data_reg[0:0] <= wire_read_data_reg_d[0:0];
// synopsys translate_off
initial
read_data_reg[1:1] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_read_data_reg_ena[1:1] == 1'b1) read_data_reg[1:1] <= wire_read_data_reg_d[1:1];
// synopsys translate_off
initial
read_data_reg[2:2] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_read_data_reg_ena[2:2] == 1'b1) read_data_reg[2:2] <= wire_read_data_reg_d[2:2];
// synopsys translate_off
initial
read_data_reg[3:3] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_read_data_reg_ena[3:3] == 1'b1) read_data_reg[3:3] <= wire_read_data_reg_d[3:3];
// synopsys translate_off
initial
read_data_reg[4:4] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_read_data_reg_ena[4:4] == 1'b1) read_data_reg[4:4] <= wire_read_data_reg_d[4:4];
// synopsys translate_off
initial
read_data_reg[5:5] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_read_data_reg_ena[5:5] == 1'b1) read_data_reg[5:5] <= wire_read_data_reg_d[5:5];
// synopsys translate_off
initial
read_data_reg[6:6] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_read_data_reg_ena[6:6] == 1'b1) read_data_reg[6:6] <= wire_read_data_reg_d[6:6];
// synopsys translate_off
initial
read_data_reg[7:7] = 0;
// synopsys translate_on
always @ ( negedge clkin_wire)
if (wire_read_data_reg_ena[7:7] == 1'b1) read_data_reg[7:7] <= wire_read_data_reg_d[7:7];
assign
wire_read_data_reg_d = {read_dout_reg[7:0]};
assign
wire_read_data_reg_ena = {8{(((((do_read | do_fast_read) & wire_stage_cntr_q[1]) & (~ wire_stage_cntr_q[0])) & end_one_cyc_pos) & end_read_byte)}};
// synopsys translate_off
initial
read_dout_reg[0:0] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_read_dout_reg_ena[0:0] == 1'b1) read_dout_reg[0:0] <= wire_read_dout_reg_d[0:0];
// synopsys translate_off
initial
read_dout_reg[1:1] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_read_dout_reg_ena[1:1] == 1'b1) read_dout_reg[1:1] <= wire_read_dout_reg_d[1:1];
// synopsys translate_off
initial
read_dout_reg[2:2] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_read_dout_reg_ena[2:2] == 1'b1) read_dout_reg[2:2] <= wire_read_dout_reg_d[2:2];
// synopsys translate_off
initial
read_dout_reg[3:3] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_read_dout_reg_ena[3:3] == 1'b1) read_dout_reg[3:3] <= wire_read_dout_reg_d[3:3];
// synopsys translate_off
initial
read_dout_reg[4:4] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_read_dout_reg_ena[4:4] == 1'b1) read_dout_reg[4:4] <= wire_read_dout_reg_d[4:4];
// synopsys translate_off
initial
read_dout_reg[5:5] = 0;
// synopsys translate_on
always @ ( posedge clkin_wire)
if (wire_read_dout_reg_ena[5:5] == 1'b1) read_dout_reg[5:5] <= wire_read_dout_reg_d[5:5];
// synopsys translate_off
initial
read_dout_reg[6:6] = 0;