Skip to content

Latest commit

 

History

History
9 lines (5 loc) · 196 Bytes

README.md

File metadata and controls

9 lines (5 loc) · 196 Bytes

csr-map-generator

Generator for CSR (Control/Status Registers) mapping module

Can be useful for ASIC/FPGA designers.

Using Jinja2 ( http://jinja.pocoo.org/ ) and Python of course.

Have fun!