Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Support VHDL #493

Open
mkorbel1 opened this issue Jun 13, 2024 · 0 comments
Open

Support VHDL #493

mkorbel1 opened this issue Jun 13, 2024 · 0 comments
Labels
enhancement New feature or request

Comments

@mkorbel1
Copy link
Contributor

Motivation

VHDL is a popular alternative to SystemVerilog

Desired solution

The capability to generate VHDL in addition to SystemVerilog, as well as instantiate external VHDL modules instead of only SystemVerilog (including for cosimulation)

Alternatives considered

No response

Additional details

No response
@mkorbel1 mkorbel1 added the enhancement New feature or request label Jun 13, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
enhancement New feature or request
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@mkorbel1