{"payload":{"header_redesign_enabled":false,"results":[{"id":"102657504","archived":false,"color":"#555555","followers":0,"has_funding_file":false,"hl_name":"denporras/CE3201-TrainController","hl_trunc_description":"En este laboratorio se requiere que el grupo de trabajo diseñe, implemente en un HDL y demuestre su funcionamiento con un kit FPGA, un co…","language":"C","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":102657504,"name":"CE3201-TrainController","owner_id":28195747,"owner_login":"denporras","updated_at":"2017-09-22T21:06:34.309Z","has_issues":true}},"sponsorable":false,"topics":["fpga","verilog","finite-state-machine","xilinx","hdl","spartan"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":81,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Adenporras%252FCE3201-TrainController%2B%2Blanguage%253AC","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/denporras/CE3201-TrainController/star":{"post":"-GKMVkMGl7DGICtCklnSyr7dc9vyWPX-ZEYljsdRV0a2NmgpC9VKni_kGdjKpxdOFb3L9GaIVfCYLCGyOVLmbw"},"/denporras/CE3201-TrainController/unstar":{"post":"UVZqGLhVolYnogD9hJTW4PcFs1VNNn483TFs9XLZblHgFlBy5mJMb-vNjOu7wpocrVwONgKU9dx0Fu9aKs2HeQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"mk7q5cF6NxsO7J37nf4_qEKFNZyVw5shkp-M0XiZ0JDJo4EV-PCVJ-IPecnCniWdqmqFhadk6Sf8kDO5ULe2zQ"}}},"title":"Repository search results"}