{"payload":{"header_redesign_enabled":false,"results":[{"id":"145329615","archived":false,"color":"#b2b7f8","followers":1947,"has_funding_file":false,"hl_name":"darklife/darkriscv","hl_trunc_description":"opensouce RISC-V cpu core implemented in Verilog from scratch in one night!","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":145329615,"name":"darkriscv","owner_id":42520908,"owner_login":"darklife","updated_at":"2024-07-06T03:33:32.698Z","has_issues":true}},"sponsorable":false,"topics":["cpu","fpga","core","processor","riscv","rtl","verilog","risc-v","rv32i","softcore","processor-design","rv32e"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Adarklife%252Fdarkriscv%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/darklife/darkriscv/star":{"post":"QznQkCZejlZpWSk1g_m__HHXOubmkPZpL5YGSsQTuj2Eh9XgtrPMUHt1GaHz629xZe-EI8XVQer6N0dfwbGnoQ"},"/darklife/darkriscv/unstar":{"post":"Cu8_nJyPbcO3YkfFSqFXnDaTo6LWFys7gQu05TzESe7hdJT6Ga4vC4jWWWyjivjgPNFpDBQNAg1M0H4lfB_qDQ"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"1tyuyVQgOu3wG1JoJXOg5TSakJw3FzCwvDNmFDdffZLaPIrtsPWxk3Ws4ZrSF_MnjuajbxTz31nTgCDlxSQHmQ"}}},"title":"Repository search results"}