{"payload":{"header_redesign_enabled":false,"results":[{"id":"461276507","archived":false,"color":"#b2b7f8","followers":2,"has_funding_file":false,"hl_name":"berkinanik/pos-terminal-verilog","hl_trunc_description":"METU EE314 Digital Electronics Laboratory Verilog Design Term Project","language":"Verilog","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":461276507,"name":"pos-terminal-verilog","owner_id":58451444,"owner_login":"berkinanik","updated_at":"2023-02-18T11:25:42.819Z","has_issues":false}},"sponsorable":false,"topics":["fpga","verilog","term-project","digital-electronics","metu-ee","metu"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":55,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aberkinanik%252Fpos-terminal-verilog%2B%2Blanguage%253AVerilog","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/berkinanik/pos-terminal-verilog/star":{"post":"YWalgVCgUBMDxJAjQdofzqud_JVNbeu6U1XTiBbbn5AGoGVQ88s13ODpWHsaPTvXs3NMtTsfZ1poeSp40EzKRQ"},"/berkinanik/pos-terminal-verilog/unstar":{"post":"PyZAJi_O5kmTonymTBVTsOmz2W_Z2WXm_91jSlgJfqdyFOu9UraX4vhzwqCbGpx76oxFQbhBJOz2J_SYDoD-WA"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"qzCEmNDj-bPoRIK1QYcI17G8k3L3JodIM5A8FPiG87ohC5RMnM4IFZ6-4LbFhQ5ssZ4_L3or349sFOoZyE-Xag"}}},"title":"Repository search results"}