-
Notifications
You must be signed in to change notification settings - Fork 0
/
iis2mdc_regs.yaml
381 lines (357 loc) · 9.29 KB
/
iis2mdc_regs.yaml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
---
map_name: IIS2MDC
default_register_bitwidth: 8
registers:
OFFSET_X_REG_L:
adr: 0x45
reset_val: 0x00
brief: 16bit two's complement offset to compensate environmental/board effects.
fields:
VAL:
bits: 0-7
access: [R, W]
OFFSET_X_REG_H:
adr: 0x46
reset_val: 0x00
brief: 16bit two's complement offset to compensate environmental/board effects.
fields:
VAL:
bits: 0-7
access: [R, W]
OFFSET_Y_REG_L:
adr: 0x47
reset_val: 0x00
brief: 16bit two's complement offset to compensate environmental/board effects.
fields:
VAL:
bits: 0-7
access: [R, W]
OFFSET_Y_REG_H:
adr: 0x48
reset_val: 0x00
brief: 16bit two's complement offset to compensate environmental/board effects.
fields:
VAL:
bits: 0-7
access: [R, W]
OFFSET_Z_REG_L:
adr: 0x49
reset_val: 0x00
brief: 16bit two's complement offset to compensate environmental/board effects.
fields:
VAL:
bits: 0-7
access: [R, W]
OFFSET_Z_REG_H:
adr: 0x4A
reset_val: 0x00
brief: 16bit two's complement offset to compensate environmental/board effects.
fields:
VAL:
bits: 0-7
access: [R, W]
WHO_AM_I:
adr: 0x4F
reset_val: 0x40
brief: Device identification register.
fields:
ID:
bits: 0-7
access: [R]
CFG_REG_A:
adr: 0x60
reset_val: 0x03
fields:
MD:
bits: 0-1
access: [R, W]
brief: Operating mode selection.
enum:
CONTINUOUS:
val: 0x00
brief: Continuous-acqusition mode.
SINGLE:
val: 0x01
brief: Single-acquisition mode.
IDLE:
val: 0x03
brief: Idle mode. SPI/I2C are active (default).
ODR:
bits: 2-3
access: [R, W]
brief: Output data rate selection.
enum:
10HZ:
val: 0x00
brief: 10Hz (default).
20HZ:
val: 0x01
brief: 20Hz.
50HZ:
val: 0x02
brief: 50Hz.
100HZ:
val: 0x03
brief: 100Hz.
LP:
bits: 4
access: [R, W]
brief: Set to 1 to enable low-power mode.
SOFT_RST:
bits: 5
access: [R, W]
brief: Set to 1 to reset. Flash memory content is not affected.
REBOOT:
bits: 6
access: [R, W]
brief: Set to 1 to reboot memory content
COMP_TEMP_EN:
bits: 7
access: [R, W]
brief: Temperature compensation enable. This bit MUST be set to 1 for correct
operation.
CFG_REG_B:
adr: 0x61
reset_val: 0x00
fields:
LPF:
bits: 0
access: [R, W]
brief: "Low-pass filter enable. BW: ODR/2 when LP=0, BW: ODR/4 when LP=1"
OFF_CANC:
bits: 1
access: [R, W]
brief: Set to 1 to enable offset cancellation in single mode only.
SET_PULSE_FREQ:
bits: 2
access: [R, W]
brief: Selects the frequency of the set pulse (default 0).
enum:
63_ODR:
val: 0x00
brief: Set pulse released every 63 ODR.
PD:
val: 0x01
brief: Set pulse released only at power on, after PD condition
INT_ON_DATAOFF:
bits: 3
brief: If 1, the interrupt block recognition checks data after the hard-iron correction to discover the interrupt (default 0)
OFF_CANC_ONE_SHOT:
bits: 4
access: [R, W]
brief: Enables offset cancellation in single measurement mode. The OFF_CANC bit must be set to 1 when enabling offset cancellation in single measurement mode (default 0)
CFG_REG_C:
adr: 0x62
reset_val: 0x00
always_write:
bits: [2,7]
val: 0x0
fields:
DRDY_ON_PIN:
bits: 0
access: [R, W]
brief: "If 1, the data-ready signal (Zyxda bit in STATUS_REG (67h)) is driven on the INT/DRDY pin. The INT/DRDY pin is configured in push-pull output mode. Default value: 0"
SELF_TEST:
bits: 1
access: [R, W]
brief: "Self-test enable. Default value: 0"
BLE:
bits: 3
access: [R, W]
brief: "Big/little endian data selection. Default value: 0"
BDU:
bits: 4
access: [R, W]
brief: "Block data update. If enable, grants that high and low parts of the data belong to the same sample. Default value: 0"
I2C_DIS:
bits: 5
access: [R, W]
brief: "Disable I2C interface. If 1, I2C interface is inhibited and only SPI can be used. Default value: 0"
INT_ON_PIN:
bits: 6
access: [R, W]
brief: "If 1, the INTERRUPT signal (INT bit in INT_SOURCE_REG (64h)) is driven on the INT/DRDY pin. The INT/DRDY pin is configured in push-pull output mode. Default value: 0"
INT_CTRL_REG:
adr: 0x63
reset_val: 0xE0
always_write:
bits: 3-4
val: 0x0
fields:
INT_EN:
bits: 0
access: [R, W]
brief: "Interrupt enable. Default value: 0"
INT_MODE:
bits: 1
access: [R, W]
brief: "Configures interrupt in pulsed or latched configuration"
enum:
PULSED:
val: 0x00
brief: Pulsed (default)
LATCHED:
val: 0x01
brief: Latched
INT_POLARITY:
bits: 2
access: [R, W]
brief: "Interrupt active-high/low. Default value: 0"
enum:
ACTIVE_LOW:
val: 0x00
brief: Active low (default)
ACTIVE_HIGH:
val: 0x01
brief: Active high
INT_Z_EN:
bits: 5
access: [R, W]
brief: "Enable interrupt generation on Z axis. Default value: 1"
INT_Y_EN:
bits: 6
access: [R, W]
brief: "Enable interrupt generation on Y axis. Default value: 1"
INT_X_EN:
bits: 7
access: [R, W]
brief: "Enable interrupt generation on X axis. Default value: 1"
INT_SOURCE_REG:
adr: 0x64
doc: |
Interrupt source register.
@note when interrupt is latched, rall bits are reset upon reading this register.
fields:
INT_ACTIVE:
bits: 0
access: [R]
brief: "Interrupt active. Default value: 0"
MROI:
bits: 1
access: [R]
brief: "Magnetic data overrun. Default value: 0"
NTH_Z:
bits: 2
access: [R]
brief: "Z negative threshold. Default value: 0"
NTH_Y:
bits: 3
access: [R]
brief: "Y negative threshold. Default value: 0"
NTH_X:
bits: 4
access: [R]
brief: "X negative threshold. Default value: 0"
PTH_Z:
bits: 5
access: [R]
brief: "Z positive threshold. Default value: 0"
PTH_Y:
bits: 6
access: [R]
brief: "Y positive threshold. Default value: 0"
PTH_X:
bits: 7
access: [R]
brief: "X positive threshold. Default value: 0"
INT_THS_L_REG:
adr: 0x65
reset_val: 0x00
brief: This register contains the least significant bits of the threshold value chosen for the interrupt. Threshold is common for all axes, and both positive and negative sides.
fields:
THS:
bits: 0-7
access: [R, W]
brief: "Threshold value. Default value: 0"
INT_THS_H_REG:
adr: 0x66
reset_val: 0x00
brief: This register contains the most significant bits of the threshold value chosen for the interrupt. Threshold is common for all axes, and both positive and negative sides.
fields:
THS:
bits: 0-7
access: [R, W]
brief: "Threshold value. Default value: 0"
STATUS_REG:
adr: 0x67
fields:
XDA:
bits: 0
access: [R]
brief: "X-axis new data available. Default value: 0"
YDA:
bits: 1
access: [R]
brief: "Y-axis new data available. Default value: 0"
ZDA:
bits: 2
access: [R]
brief: "Z-axis new data available. Default value: 0"
ZYXDA:
bits: 3
access: [R]
brief: "X, Y and Z-axis new data available. Default value: 0"
XOR:
bits: 4
access: [R]
brief: "X-axis data overrun. Default value: 0"
YOR:
bits: 5
access: [R]
brief: "Y-axis data overrun. Default value: 0"
ZOR:
bits: 6
access: [R]
brief: "Z-axis data overrun. Default value: 0"
ZYXOR:
bits: 7
access: [R]
brief: "X, Y and Z-axis data overrun. Default value: 0"
OUTX_L_REG:
adr: 0x68
fields:
OUTX:
bits: 0-7
access: [R]
OUTX_H_REG:
adr: 0x69
fields:
OUTX:
bits: 0-7
access: [R]
OUTY_L_REG:
adr: 0x6A
fields:
OUTY:
bits: 0-7
access: [R]
OUTY_H_REG:
adr: 0x6B
fields:
OUTY:
bits: 0-7
access: [R]
OUTZ_L_REG:
adr: 0x6C
fields:
OUTZ:
bits: 0-7
access: [R]
OUTZ_H_REG:
adr: 0x6D
fields:
OUTZ:
bits: 0-7
access: [R]
TEMP_OUT_L_REG:
adr: 0x6E
fields:
TEMP:
bits: 0-7
access: [R]
TEMP_OUT_H_REG:
adr: 0x6F
fields:
TEMP:
bits: 0-7
access: [R]