{"payload":{"header_redesign_enabled":false,"results":[{"id":"88951410","archived":false,"color":"#b2b7f8","followers":19,"has_funding_file":false,"hl_name":"Wissance/QuickSPI","hl_trunc_description":"Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface","language":"Verilog","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":88951410,"name":"QuickSPI","owner_id":22200161,"owner_login":"Wissance","updated_at":"2017-11-21T19:56:19.288Z","has_issues":true}},"sponsorable":false,"topics":["spi-interface","fpga","spi","altera","verilog-hdl","xilinx-fpga","xilinx-vivado","verilog-components","axi","verilog-snippets","spi-hdl","spi-ip-core","spi-pld","spi-fpga","verilog-spi","axi-interfaces","bit-oriented-spi","soft-spi","hard-spi","dragster-spi"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":57,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253AWissance%252FQuickSPI%2B%2Blanguage%253AVerilog","metadata":null,"csrf_tokens":{"/Wissance/QuickSPI/star":{"post":"ljMD_-qHJqd3jYRTYhXkyaKw6ecULpPuATnFU9rjDrWmbKRU29wWVScxbCKDtVr1UapGqTtwX0VDCaAMPrpyMg"},"/Wissance/QuickSPI/unstar":{"post":"PBPaIDW-yuz-mK97My1ud0PCdYcfJYPhdKd1aHWKl-Sg0o2lg2tWqjbEJdXGY6rjS3IQh3WSw5NAnYjgEnUVMg"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"GeT4Bjts6yaKlkRTBWGjDFWXQI1kDEL8-tHphhvMT4hiKUkkCEPVORNP-Yvtq1HJMTTYr9BwgjiGJ1LR3WxnqA"}}},"title":"Repository search results"}