-
Notifications
You must be signed in to change notification settings - Fork 0
/
stdout.log
78 lines (51 loc) · 2.91 KB
/
stdout.log
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
Running in Lattice mode
Starting: C:\lscc\iCEcube2.2020.12\synpbase\bin64\mbin\synbatch.exe
Install: C:\lscc\iCEcube2.2020.12\synpbase
Hostname: TLHXTHINKBOOK
Date: Wed Apr 20 14:31:34 2022
Version: L-2016.09L+ice40
Arguments: -product synplify_pro -batch UltraLite_BLDC_DRV_syn.prj
ProductType: synplify_pro
log file: "C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\UltraLite_BLDC_DRV.srr"
Running: UltraLite_BLDC_DRV_Implmnt in foreground
Running UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
Running: compile (Compile) on UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
# Wed Apr 20 14:31:34 2022
Running: compile_flow (Compile Process) on UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
# Wed Apr 20 14:31:34 2022
Running: compiler (Compile Input) on UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
# Wed Apr 20 14:31:34 2022
Copied C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\synwork\UltraLite_BLDC_DRV_comp.srs to C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\UltraLite_BLDC_DRV.srs
compiler completed
# Wed Apr 20 14:31:36 2022
Return Code: 0
Run Time:00h:00m:02s
Running: multi_srs_gen (Multi-srs Generator) on UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
# Wed Apr 20 14:31:36 2022
multi_srs_gen completed
# Wed Apr 20 14:31:36 2022
Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\synwork\UltraLite_BLDC_DRV_mult.srs to C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\UltraLite_BLDC_DRV.srs
Complete: Compile Process on UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
Running: premap (Pre-mapping) on UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
# Wed Apr 20 14:31:36 2022
premap completed with warnings
# Wed Apr 20 14:31:37 2022
Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
Running: map (Map) on UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
# Wed Apr 20 14:31:37 2022
License granted for 4 parallel jobs
Running: fpga_mapper (Map & Optimize) on UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
# Wed Apr 20 14:31:37 2022
Copied C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\synwork\UltraLite_BLDC_DRV_m.srm to C:\Users\thipo\OneDrive\Documents\DevTLHX\FPGA\icecube_project\UltraLite_BLDC_DRV\UltraLite_BLDC_DRV_Implmnt\UltraLite_BLDC_DRV.srm
fpga_mapper completed with warnings
# Wed Apr 20 14:31:38 2022
Return Code: 1
Run Time:00h:00m:01s
Complete: Map on UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
Complete: Logic Synthesis on UltraLite_BLDC_DRV_syn|UltraLite_BLDC_DRV_Implmnt
exit status=0
exit status=0